

Bally Midway's
MCR II-III Systems

**General Information and
Troubleshooting Procedures
Micro-Processor Video Games**



Bally MIDWAY MFG. CO.

10601 W. Belmont Avenue
Franklin Park, Illinois 60131
U.S.A.



Phone: (312) 451-9200 Cable Address: MIDCO Telex No.: 72-1596
VIDEO 800/323-7182 PINBALL 800/323-3555

July, 1983

Form No. 00381-8306

MCR II System

General Information and Troubleshooting Procedures Micro-Processor Video Games

Introduction

This manual has been written for video games which utilize Bally Midway's MCR II System. It offers generalized troubleshooting procedures for common types of malfunctions which can be applied to most video games. We will not attempt to give you specific instructions for troubleshooting particular games because this would involve hundreds of pages of more or less repetitive instructions, differing only in the specific details of each game.

The most common problems occur in harness components such as the coin acceptor, player controls, interconnecting wiring, etc. These areas are covered in moderate detail.

The TV Monitor and Game Logic Printed Circuit Boards (PCB's) provide their fair share of problems too, but not to the extent of the harness and its component parts.

As you already know, the Game Logic PC Boards are complex devices. Each contains a great number of different interrelated circuits. However, Bally Midway's MCR II System has been designed in such a manner as to allow it to use the **SAME** PCB's for **MANY** different games. The major changes which give each game its own particular individuality are accomplished in the EPROMS and other Integrated Circuit devices that are installed on each of these PC Boards.

With regard to the TV Monitors, we are including the same information at the end of this manual which goes into each OPERATOR'S MANUAL we send out. Covered will be Color Monitors **AND** Black and White X-Y Monitors in 13" and 19" sizes by Wells Gardner and Electrohome.

General Troubleshooting Suggestions

The first step in troubleshooting is to correctly identify the malfunctions symptoms. This includes not only the circuits or features malfunctioning, but also those still operational. A carefully trained eye will pick up other clues to what's wrong as well. For instance, a game in which the computer functions fail completely just after money was collected may have a quarter shorting the PCB traces. Often an experienced troubleshooter will be able to spot the cause of a problem even before opening the cabinet.

After all the clues are carefully considered, the possible malfunctioning areas can be narrowed down to one or two good suspects. Those areas can be examined by a process of elimination until the cause of the malfunction is discovered.

Harness Component Troubleshooting

Typical problems falling in this category are coin and credit problems, power problems, and failure of individual features.

NO GAME CREDIT — For example, a prospective game player inserts a quarter or token and is not awarded a game. The first thing to check is whether or not the quarter or token is returned. If it was returned, the malfunction most certainly lies in the coin acceptor itself. First, use a set of test coins (both old and new) to ascertain that the player's coin is not undersize or underweight. If your test coins are also returned, coin acceptor servicing is indicated. Generally, the cause of this particular problem is a maladjusted magnet gate. Normally, this will mean slightly closing the magnet gate by turning the adjusting screw out a bit.

If the quarter or token is not returned and there is no game credit, the cause of the malfunction may be in one of several areas. First, try operating the coin return button; if the coin is returned, the problem is most likely in the magnet gate. Enlarge the gap according to the coin acceptor manufacturer's service procedures. If this does not cure the problem, remove the coin acceptor, clean it, and perform the manufacturer's suggested major adjustment procedure.

If the trapped coin is not returned when the wiper lever is actuated, you may have an acceptor jammed by a slug, gummed up with beer, a jammed coin chute, or mechanical failure of the acceptor mechanism. In this case, first check for the slug that will generally be trapped against the magnet. If a slug is found, simply remove it and test the acceptor. If the chute is blocked, remove the acceptor and remove the jammed coins. If there is actual failure of the acceptor, remove the unit and repair as indicated by the acceptor manufacturer's service procedures.

If the coin is making its way through the acceptor (that is, falling into the coin box), yet there is still no game credit, you either have a mechanical failure of the coin switch or electrical failure of the coin and credit circuits. The first place to begin is by checking the coin switch. Most of these switches are the make/break variety of micro switch. They are checked for continuity between the "NO", "NC", and "C" terminals. When **not** actuated, the "NC" and "C" terminals should be continuous and the "NO" terminal open. When actuated, the "NO" and "C" terminals should be continuous and the "NC" terminal open. If the coin switch checks good, inspect the solder connections to the coin switch terminals to be sure there is good contact at this point. If necessary, use a continuity tester and check from the terminal lug on the switch to the associated PCB trace. This will tell you if there is a continuous line all the way to the credit circuit.

If the coin switch wires do check good, the problem is in one of the game logic boards — most likely in the coin and credit circuitry.

If you do get a game credit when a coin is deposited, but the game will not start when the one or two player start button is pressed, there may be a problem in the start switch, the interconnecting wiring, or the game logic boards. First, check the switch. If the switch is OK, proceed to check the wiring. Again, make sure you go from the terminal lug on the switch to the PCB trace. This way, you will check the terminal contact as well as the PCB edge connector contact. If the wiring is continuous, proceed to check the PCB credit circuit. If not, check each section of the wiring, until the discontinuity is located. If the wiring is OK, the problem must lie in the game's logic boards.

Transformer and Line Voltage Problems

Your game **MUST** have the correct line voltage to operate properly. If the line voltage drops too low, one of the game's logic circuits will disable the credit acceptance circuit. The point at which the game's logic circuits will fail to function is approximately 105 volts AC.

Low line voltage may have many causes. Line voltage normally fluctuates a certain amount during the day as the total usage varies. Peak usage times occur mainly at dawn and/or dusk. So if your game's problem seems to be related to the time of day, this may be a factor. A large load connected to the same line as the game (such as a large air conditioner or other device with an exceptionally large electric motor) may drop the line voltage significantly when starting up. This drop can result in an intermittent credit problem. In addition, poor connections in the location wiring, plug, or line cord may also cause a significant drop in power. Cold solder joints in the game's harness, especially in areas like the trans-

former connections, interlock switch, or fuse block, may also produce the same results, although probably on a more permanent basis.

Sometimes location owners (especially in bars) replace light switches with dimmer rheostats, and the game is sometimes on the same line. Obviously, the voltage available to the game is going to drop dramatically when the dimmer is turned down.

In any case, the way to check for proper line voltage is with your VOM. Set the VOM to the 250 VAC scale and stick the probes into the wall outlet the game was connected to. If it's OK here, check the transformer primary connections. If you do not get 117 VAC, examine the solder joints on the transformer, fuse block, and interlock switch. If you do get 117 VAC, the problem must be either in the transformer, harness connections, or in the PCB power supply.

If you suspect the transformer, check its secondaries with the VOM set to the 50 VAC scale and correlate the readings with the legend on the side of the transformer. The transformer must also be correctly grounded, so check the ground potential as well, especially if there is a hum bar rolling up or down the Monitor screen.

NO POWER, NO PICTURE — If the Monitor screen is completely dark, first look in back of the Monitor to see if the CRT filament is glowing. If it is, try adjusting the brightness control. If no luck here, put your ear near the Monitor and listen for the high-pitched B+ hum produced by the flyback transformer. If you get the hum but no picture, and you have tried adjusting the brightness, major Monitor servicing is indicated.

If the monitor seems completely dead, check the rest of the game to see if it has power. If it doesn't, go directly to the wall outlet and check there. If OK there, check the game fuse(s), interlock switch, and interconnecting wire lengths.

Sometimes it is difficult to tell if a slow-blow fuse has blown. If in doubt, check it using any of the VOM "R" scales.

HARNESS PROBLEMS — Other harness problems include blowing fuses and malfunctioning controls. The repeating blown-fuse problem can sometimes be quite exasperating to solve. Short circuits have the tendency to occur in areas almost impossible to find. First, try inserting a new fuse as old fuses age and sometimes blow without cause. If the new fuse also blows, you definitely have a short.

The best way to approach this problem is by disconnecting devices that may be causing the problem, such as the TV Monitor, the various PCB's one at a time, and the isolation transformer. Disconnect the devices by **FIRST turning the game off**, disconnecting it from its wall outlet. Remove the blown fuse and connect your VOM across the terminals of the fuse block (this will save blowing a fuse each time you want to check the circuit). Set your VOM to one of its

resistance scales. You should be reading a short. If not, you probably have a part that only shorts out after it is heated up — we'll cover this in a minute. So, assuming you are reading a short on your VOM, disconnect the components from their cabling one at a time, checking the VOM after each one is disconnected. When the short disappears, you have just disconnected the bad component. If all components are disconnected and the short still remains, the problem is in the harness and only patient exploration will reveal its location. Carefully examine all the wiring, looking for terminals that may be touching metal objects such as coins shorting the connections, or burned insulation. If necessary, use the VOM to check each suspected wire.

OK, now let's assume that you connected your VOM across the fuse block terminals as stated above and you did not read a short. This most likely means that you have a component somewhere in that game that **ONLY** goes bad **AFTER** it heats up. It checks good when it's cold. In this case, **turn the game off** and disconnect **ALL** of its components. Install a known good fuse in the fuse block. And turn the game on. If the fuse does not blow after a few minutes, you know that it is not anything to do with the wire harness. (In this instance, it shouldn't be, actually. But it never hurts to check.) Next, **turn the game off again** and reconnect **ONE** component. Turn the game back on and wait a few minutes to see if the fuse blows. If it does not, **turn the game off again** and reconnect another single component.

Turn the game back on and wait a few minutes to see if the fuse blows. Repeat this procedure until the fuse blows. When it does blow, the last component you connected has the part on it that is going bad after it warms up and is shorting out.

MALFUNCTIONING CONTROLS — The most common problem here is the bad potentiometer (pot). Typically, a bad pot will cause the image on the screen to jump when it reaches a certain point. The only cure for this one is to install a new pot.

If a feature that is operated by a switch (for example, joysticks, foot pedals, control panel buttons) does not operate at all, check the switch with a VOM or continuity tester to verify its operation. If the switch does not check good, replace it. If the switch is OK, you should suspect the input to the switch from the PCB. In this case, get out the harness and logic schematics and check to see what kind of input is supposed to be at this switch. In many cases, the input will be +5 volts DC. If so, use the VOM to check its presence with the game turned on. Normally, the switch is used to pull a +5 volt DC line LOW to GROUND or to pull a LOW line HIGH. If the PCB output is missing, check the wire length from the PCB. If you find the signal at the PCB trace, the wire length or connection is at fault. If there is no signal at the PCB trace, begin exploring the PCB using the logic schematics and game manual.

MCR II System

The MCR II SYSTEM has four major components: the Linear Power Supply PCB, the CPU Board, the Sound I/O Board, and the Video Generator Board. The manner in which each of these Boards functions and what it does will be explained on an individual basis.

CPU Board — The CPU Board is the main Board of the MCR II System. The other two Boards (Video Generator and Sound I/O) both rely on signals generated by the CPU to enable them to operate. The CPU Board also receives all the voltage requirements for the MCR II System. The signals and voltages required for integrated operation of the CPU, Video Generator, and Sound I/O Boards are transmitted between these Boards via five 24 pin ribbon cables.

The CPU Board can basically be divided into two major sections with regard to the functions it performs:

- I. CPU (Central Processing Unit)
- II. Background Generator

I. **CPU:** The CPU section of this Board consists of a Z-80 Microprocessor, operating at 2.5Mhz with 28K bytes of program memory (ROM) and 2K bytes of

program RAM. The program memory is stored in seven 2532's, each capable of storing 4K bytes of information. The address boundaries of each program ROM are as follows: 0000 to 0FFF is located in ROM 0, 1000 to 1FFF is located in ROM 1, 2000 to 2FFF is located in ROM 2, 3000 to 3FFF is located in ROM 3, 4000 to 4FFF is located in ROM 4, 5000 to 5FFF is located in ROM 5, and 6000 to 6FFF is located in ROM 6. The program ROM selector is 74LS138 which is a 3 to 8 line decoder. It functions as a selector by decoding the addresses from the Z-80 Processor and enabling the proper EPROM to retrieve the data.

The Address Bus of the system has 16 address lines (A0 through A15). These address lines provide the addresses for memory data exchanges and I/O device data exchanges. The Address Bus Buffer consists of two 74LS244's which are Octal Buffers. These Buffers increase the driving capability of the address lines.

The Data Bus has 8 data lines (D0 through D7). This is a bi-directional data bus used for data exchanges with memory and I/O devices. The Data Buffer consists of one 74LS245. The 74LS245 is an Octal Bus Transceiver which provides for communication between Data Buses.

The Control Bus is made up of 6 control lines coming from the Z-80 Processor. These signals are: M1, MREQ, IORQ, RD, WR, and RFSH. These signals help control the sequence of events during operation of the system. The Control Buffer consists of one 74LS367, a Hex Bus Driver. This device also helps improve the drive capability of the control lines.

Interrupts on the CPU are handled through the CTC (Counter Timer Circuit). The CTC receives a 493 signal which indicates we are at the bottom of the screen during scan time. The CTC then triggers a timer which will generate an interrupt 1.2ms later. During this time (1.2ms), background, color registers, coin counters, and game sounds are serviced.

One feature on the CPU Board is the WATCH-DOG. This is a 74161, a Binary Counter. This device is set up to count from "0" to "15". Every 32ms while the game program is running the Watch-Dog receives a "clear pulse". If the game program gets lost, the Watch-Dog will not receive a "clear pulse" and will reset the system.

The CPU Board also has a Non-Volatile RAM which is part of the Battery Backup System. This RAM will store information in case of a power failure or when the game is turned off for any reason. With the Battery Backup System special consideration had to be taken during the power up and power down sequence in order to preserve the data in the N-V RAM. During power up you have to guarantee that the chip select to the N-V RAM is pulled up high. And during power down you want to delay the reset pulse until all writing to the N-V RAM has been completed. These conditions are met by the circuitry of the Custom Control Chip with the 4017 and 4053.

II. BACKGROUND GENERATOR: The Background Generator section of the CPU Board is made up of a 32 byte block by 32 byte block array. Each block of the array can be individually specified by the programmer. An individual block can be broken down to 8 pixels by 8 pixels. Each pixel is composed of 4 bits. So, one 32 byte block is equivalent to 256 bits of information.

The main function of the Background Generator is to take the background information and multiplex it with the foreground information to determine which video information is to be displayed.

In the Background circuit there is a 1K by 8 RAM which contains a description of the 32 by 32 array. There is a one to one correspondence between the blocks as they appear on the screen and their corresponding RAM locations. Each byte of data in the RAM is a pointer to the picture that is to be displayed in that block. The address lines going to the RAM come from a two to one Multiplexer.

The Multiplexer selects between the Microprocessor Address Bus or Horizontal Counters H4 through H8 and Vertical Counters V3 through V7. The lower order

horizontal and vertical counter bits are not needed for addressing the Background RAM. If the Background RAM needs updating, the Multiplexer would select the Microprocessor Address Bus via the Z-80. Miscellaneous odd bits of video will appear on the monitor screen if the Microprocessor updates the RAM any-time other than Vertical Blanking.


During game play, the Multiplexer has the Horizontal and Vertical Counters selected. This insures that the address lines to the RAM change only 32 times during a horizontal line and 32 times for a vertical scan. Whenever the count is within the boundaries of a block, the same 8 bits of data appears at the output of the RAM. These 8 bits of data from the RAM are now latched by the 74LS374. This latched data now becomes the upper address lines to two 2732 EPROM's. The lower order address lines consist of H3, a Horizontal Counter signal **AND** DV 0 through DV 2, Vertical Counter signals. These signals complete the addressing to the EPROMS. The upper address addresses **BLOCK BOUNDARIES** and the lower address addresses the data **WITHIN** the block boundaries.

So, for one block's worth of scan time, the upper order address lines remain fixed while the lower order lines count out the individual bytes. The 8 bits of data out of each of the EPROMS is latched again by two 74LS374's. This information is next fed to two 74LS153's which are four to one Multiplexers. These Multiplexers perform the function of converting the 8 bits of data into two 2 bit data streams. The multiplexing is controlled by H1 and H2 from the Horizontal Counters. The two 2 bit data streams are now joined together and represent 4 bits of data, the equivalent of one pixel's worth of information.

These 4 bits of background information and 4 bits of foreground information are both now fed into a 74LS157, a 2 to 1 Multiplexer. This Multiplexer acts as a switch in the sense that it selects between either foreground or background information to be displayed.

The control for the 74LS157 is a 7427 which acts as a Detector. If the 7427 detects foreground information, a signal is sent to the 2 to 1 Multiplexer by it causing only foreground information to pass through. At all other times, background information is allowed to pass through. The signal from the Detector is also used to select between the Foreground Color RAM or the Background Color RAM.

The 4 bits of data out of the 2 to 1 Multiplexer, being either foreground or background information, is again fed to another 2 to 1 Multiplexer with A0 through A3. This Multiplexer can select between video information and CPU address A0 through A3. This multiplexed data now becomes an address to the Color RAM. The Color RAM consists of 6 fast Bipolar Static RAMS, 4 by 16 bits each.



CPU BLOCK DIAGRAM

The Color RAM is set up into three pairs of RAMs representing RED, GREEN, and BLUE. In each of the pairs, one RAM is for background and the other is for foreground information. Each Color RAM has the ability to generate 16 shades of color. So the system is capable of generating 4096 different colors, sixteen of which may be displayed on the screen at any one time. As the data in the foreground/background combination changes, different locations are addressed in the Color RAMS, and corresponding data is outputted by the Color RAMs. The data out of the Color RAMs is converted to voltage levels using a Resistor Network and a Current Mirror. These are then interfaced to a color CRT.

SUPER CPU BOARD — The Super CPU Board is very similar to the CPU Board previously described. The foreground board is unchanged. And the I/O Port locations and the foreground memory location remain unchanged. However, the background RAM, the color RAM, and the CPU RAM have been changed.

BACKGROUND RAM: There are still 32 x 30 blocks visible on the monitor screen. However, now two bytes are being used to define a block. The "word" defining a block is stored with the least significant byte first. The least significant nine bits (bits 0 through 8) define the picture number. This makes it possible to address 512 pictures directly. Bit 9 controls the horizontal flipping of the picture (when bit 9 is equal to Logic "0", the picture is UNFLIPPED and when bit 9 is equal to Logic "1", the picture is FLIPPED). Bit 10 controls the vertical flipping using the same principal stated above for the horizontal circuit. Bits 11 and 12 define the color group of the picture. There are 64 colors that may be displayed. These are divided into 4 groups of 16 colors each. The color group number defines which of the 4 groups the picture belongs to. Therefore, it is possible to display the same picture in different colors. Bit 13 is not used. Bits 14 and 15 define the color group a foreground object will fall into when it passes over that square. In this way, it is possible to sectorize the screen so that a single foreground picture has more than one set of colors depending on its location on the monitor screen. Simply equating these two bits (14 and 15) to zero will make the foreground video identical to that produced by the older version of this system.

The background video RAM is located at F800H through FF7FH. There are 1920 memory locations because there are 32 x 30 blocks and each block is defined by two bytes.

COLOR RAM: The color RAM is arranged 64 x 9 bits. There are 64 colors, each of which is 9 bits wide. Therefore there is a possibility of 512 different colors ($2^9 = 512$), any 64 of which may be displayed. These 64 colors are shared by both background and foreground video. Each one of the color registers is located at a "word" boundary. The lower 8 bits of the color registers are equivalent to D0 through D7. The most significant bit of the color register is addressed by A0. The color RAM is located at FF80H through FFFFH.

To write the number 155H to color register 10H, you would have to write 55H to location FF80H + (10H x 2) + 1.

- FF80H represents base location.
- 10H x 2 represents register 10H at 2 bytes per register.
- 1 because the most significant bit of the register is set. Therefore A0 = 1.

To write 055H to the same register, you would have to write 55H to location FF80H + (10 x 2).

Each color gun of the picture tube is controlled by 3 bits of a color register. Bits 0 through 2 control green, bits 3 through 5 control blue, and bits 6 through 8 control red.

CPU RAM: The CPU RAM is now located at C000H through C7FFH. This is the only change here.

VIDEO GENERATOR BOARD — The Video Generator Board was designed to display video images on a CRT Monitor Screen. This PC Board is controlled by the Microprocessor on the CPU Board. The Microprocessor specifies **EXACTLY** which images are to be displayed. It also specifies the **EXACT** physical location on the Monitor Screen where **EACH** of those images is to be displayed. The hardware on the Video Generator Board then uses this information to construct the images for the whole Monitor Screen.

DOUBLE LINE BUFFER: OVERVIEW The Double Line Buffer is a video display consisting of 128 individual, independent objects — later referred to as the "foreground".

The basic principle for the foreground of the system is that there are two RAM Buffers. Each RAM Buffer is capable of holding one scan line worth of information. The Buffers compliment each other in their functioning. While one Buffer is unloading (dumping) its information to the Screen, the other Buffer is loaded with data for the next scan line. When the next scan line comes around, the Buffer that has just been loaded dumps its data to the Screen, while the one that had been dumping is now loaded with new data.

The display resolution is currently 512 pixels per horizontal line and there are 479 interlaced lines.

DETAILED DESCRIPTION There is a system clock which runs a 10 bit Horizontal Counter. The Horizontal Counter counts from 0 to 511 during active scan time and from 512 to 634 during horizontal retrace. Once a count of 634 is reached, the Counter is reset to zero. Each time a count of 512 is reached, the Vertical Counter is incremented. This is a full interlace system. The Vertical Counter starts at 0 and counts to 239.5 during active video. There are only 16 lines of retrace and the second frame starts on a count of 255.5. Active video occurs up to a count of 495. Then there are 16 lines of retrace again. On a count of 511, the Vertical Counter is reset to zero. The half line count is obtained by detecting the mid-point of the horizontal count.

The Object RAM contains the data about each of the 128 foreground objects. The Object Address Counter is the 9 bit Counter that provides the address lines which step through the Object RAM locations. This Counter is set to zero at the start of every horizontal scan line. In the Object RAM, there are 128 object packages. Each object package has 4 bytes associated with it. The 1st byte of the package contains the vertical position, the 2nd byte contains the picture number, the 3rd byte contains the horizontal position, and the 4th byte is a blank byte which may be used by the programmer as some form of status byte. The 4th byte **DOES NOT** affect the displayed image in any way.

The Object Address Counters start the first object package and count in steps of 4, i.e., they look at the vertical position of the packages to determine whether an object is to be loaded into the Buffer for this particular scan line. The method by which it is determined whether an object is to go into the Buffer or not is this: The vertical position is added to the Vertical Counter and the result latched. If there are all 1's in the most significant 4 bits, then the object is loaded into the Buffer. The Vertical Counter is a 9 bit Counter with the most significant bit representing the frame number (odd or even frame). So, for any given frame, it is effectively an 8 bit Counter. The Vertical Counter starts at zero at the top of the screen. The vertical position specified uses a coordinate system of zero on the bottom. When the two 8 bit quantities are added, all 1's will occur in the most significant 4 bits 16 scan lines before the sum is all 1's in all 8 bits. This condition occurs 16 times in the odd frame and 16 times in the even frame which makes up a single object 32 lines in height. The upper 4 bits of the sum go to the ROM address lines A3 through A6 while the lower 4 bits increment every horizontal line so they are used to address successive lines of the picture in the ROM.

The Counter Control Circuit is used to control the frequency and increment amount of the Object Address Counters. At the start of every horizontal scan time, the Control Circuit ensures that the Object Address Counters count in steps of 4 and at a rate of 200 nanoseconds.

When it is determined that an object has to be loaded into the Buffer, the Control Circuit switches the count sequence to steps of 1 so that successive bytes of data may be retrieved from the Object RAM. At the same time, the counting rate is slowed to 800 nanoseconds. This reduced counting speed is required because it takes time for an object to be loaded into the Buffer. If the counting rate were not slowed down, the hardware might attempt loading a second object into the Buffer before the first was completed. Once an object has been loaded into the Buffer, the counting rate goes back to 200 nanoseconds and the counting back to steps of 4.

Once it has been determined that an object is to be loaded into a Buffer, the Object Address Counter begins counting in steps of 1. The next byte that comes out of the Object RAM is the picture number. This is latched into the Picture Latch. The picture number now becomes the upper address lines to the ROMs. These upper address lines point to the block of memory where that particular picture is stored. A Byte Counter is initiated when the picture number is latched. This Byte Counter counts out the bytes in one horizontal line of the picture stored in the ROMs. This allows successive bytes of information to be sent to the Buffers.

After the picture number is latched, the Address Counters pick out the horizontal position byte. This information is loaded into an 8 bit Counter. This Counter is labeled Buffer Loading Counter. The data from the ROMs is pulled out 32 bits at a time. These 32 bits are loaded into the Shift Registers. The Shift Registers shift out data at the same rate as the Buffer Loading Counter is counting. By this means, picture information from the ROM is loaded into successive Buffer locations starting at the location specified by the horizontal position byte. The Shift Registers shift out 32 bits of data, 8 bits at a time. When the next 32 bits have been shifted out to the Buffer, the Byte Counter to the ROMs increments and the next 32 bits is loaded into the Shift Registers. This process is done a total of 4 times for one horizontal line of a single object and a total of 128 bits of data are sent to the Buffer. Each pixel is composed of 4 bits, so there are 32 pixels in a horizontal line of a picture.

During each data load cycle into the Buffer, data already existing in the Buffer is first read out, "OR"ed with the incoming data. The result of the "OR"ing is latched, and then read back into the Buffer. The "OR"ing operation is performed to insure that the picture background information, which consists of all zeros, does not erase data already existing in the Buffer.

When it is time to output the data from the Buffer, the Buffer Multiplexers switch the Buffer Address Lines to the Horizontal Counters. Data coming out of the Buffer RAMs is latched into the Data Out Latch. After data has been read out of each byte of the Buffer RAM, zeros are written into each location. This

clearing of the Buffer RAM is accomplished by holding the "data-in" inputs to the Buffer RAM at all zeros and providing a write signal. This flushing operation is necessary because the Buffer has to be cleared of old data (previous horizontal line) before new data (upcoming horizontal line) can be entered.

Data coming out of the Buffer is 8 bits wide. A 4 bit 2 to 1 Multiplexer is used to provide a stream of data 4 bits wide. This Multiplexer switches between the 2 sets of 4 bits at the pixel rate.

The Staging RAM is the RAM into which the controlling CPU (usually Microprocessor based) reads and writes. Every 1/30th of a second, data is moved from the Staging RAM to the Object RAM. This is done during every second vertical blanking time. The total move takes 8 horizontal line times or 508 microseconds. During the move time, the Multiplexers to the Staging RAM allow the Transfer Counters to go through the RAMs. At the same time, the Multiplexers to the Object RAM allow the same Counters to go to the Object RAM. These Counters step through successive locations in the Staging RAM and the data from these RAMs is presented at the inputs to the Object RAM. A write enable signal is generated and sent to the Object RAM for each address. Since the Address Lines to each of the RAMs is identical, data is transferred from the Staging RAM to the Object RAM. When the data transfer is complete, the Multiplexers switch and allow the Microprocessor Address Bus to get to the Staging RAM and the Object RAM Multiplexers allow the Object Address Counters to get through to the Object RAM. The Transfer Counters are nothing but a combination of the Horizontal and Vertical Counters, H3 through H8 and V0 through V2.

SOUND I/O BOARD — The Sound I/O Board handles all sound generation and game control input and output. This Board's functions can be divided into two major categories:

I. Sound Generator and Controller.

II. Main CPU Input and Output.

I. SOUND GENERATOR AND CONTROLLER:

GENERAL DESCRIPTION The Sound Generator and Controller is a microprocessor controlled system which generates filtered square waves for use in video games. The system generates sounds upon request from the main CPU on the CPU/Background Generator Board. There are six channels of square waves and/or noise which are the inputs for six programable low pass filters. The filters are then summed together in groups of three to form two channels, each of which can be panned from left to right. The outputs of the panning circuits are pre-amplified for use as inputs to the power amplifiers located elsewhere in the game.

DETAILED DESCRIPTION The Sound Controller consists of a Z80 microprocessor operating at 2MHz with 16K bytes of program memory (ROM) and 1K

byte of program RAM. The program memory is stored in four 2532's, each of which is capable of storing 4K bytes of information. The address boundaries for each program ROM are as follows: 0000 to 0FFF is located in ROM 0, 1000 to 1FFF is located in ROM 1, 2000 to 2FFF is located in ROM 2, and 3000 to 3FFF is located in ROM 3. The program ROM selector is a 74LS138, which is a 3 to 8 line decoder (located at B12 on the Board). It functions as a selector by decoding the addresses from the Z80 microprocessor, enabling the proper ROM to retrieve the data.

The address bus of the system has 16 address lines (A0 through A15). These address lines provide the addresses for memory data exchange and peripheral data exchange.

The data bus has 8 data lines (D0 through D7). This is a bidirectional data bus used for data exchange with memory and peripheral addresses. The data bus buffer consists of one 74LS245. This 74LS245 is an octal bus transceiver which provides for communication between data buses.

Control of the memory and Peripherals is provided by RD, WR, MREQ, and RFSH control lines. These signals help control the sequence of events during operation of the sound system. The signals are used in conjunction with the address bus and the 74LS138's (located at B12 and B13) to provide select pulses to the components of the Sound Controller.

In order to keep track of all the control signals used on the Sound I/O Board, certain fixes are used for the CPU signals. A u is used to indicate an unbuffered signal to or from the main CPU on the CPU/Background Generator Board. A Bu is used to indicate a buffered signal to or from the main CPU on the CPU/Background Generator Board. An s is used to indicate an unbuffered signal to or from the Sound CPU. A Bs is used to indicate a buffered signal to or from the Sound CPU.

The Sound Generator is composed of two AY-3-8910's (Programable Sound Generators). Each AY-3-8910 is a large scale integrated circuit that can produce a variety of sounds under control of the sound CPU. Each of the above chips produces three channels of analog output. Each of these three channels is connected to a duty cycle controlled low pass filter. There are six of these low pass filters in all. Each is under the control of the Sound CPU. They are used to color noise outputs, removing varying degrees of harmonic contents from square wave outputs, providing a range of different tone qualities, or to provide fairly low distortion sine waves for purposes of additive synthesis. The filter outputs are summed into groups of three to yield two channels of sound. These two channels can be panned, or moved, from the left preamp to the right preamp or to a place between the left and right channels. The preamps drive the power amps. Each section is described below.

The AY-3-8910 PSG's provide three analog channels of output and 16 bits of digital output each. The PSG's are written to under control of the Sound CPU. The PSG chip selects are provided by the 74LS138 located at B13. The digital outputs of the AY-3-8910's are used to select the filter values for the low pass filters, the panning information for the panners, and the sound on bit for the preamplifiers.

The duty cycle controlled low pass filters allow programable low pass filtering of the analog information. Each filter can be set to select 1 of 16 filter frequencies out of a range between 330Hz to 13KHz. A four bit number from the appropriate output port determines which of the 16 cut-off's is chosen. The four bit number is periodically loaded into the filter control counter. With counter clock signal the counter counts down until it reaches "0", at which time the terminal count signal goes high. If the counter is preloaded with a zero, the terminal count goes high immediately and stays high the whole time. This provides a duty cycle of 100% and sets the cut-off of the filter to the highest frequency. If it is preloaded with a large number, the terminal count will be low for part of the cycle. This provides a duty cycle of less than 100% and sets the cut-off of the filter to a lower frequency. This is accomplished by letting the terminal count control an analog switch in series with a resistor in the opamp filter circuit. This effectively varies the value of the resistor by only letting it conduct for a fraction of the time. This varies the cut-off frequency as the effective resistance varies.

In order to be able to tune the filters over a wide frequency range and to have the cut-off frequencies separated by equal frequency ratios, an exponential series of clock pulses is used to clock the 6 filter control counters. This exponential clock is generated by a four bit binary counter connected to a four bit BCD decade counter to form a ROM address counter. This ROM address counter is clocked at 8MHz and continuously counts from zero to 159 and rolls over. This happens at a 50KHz rate. Each time the ROM address counter rolls over, a signal is given which loads the preload number from the Sound Generators to the filter control counters. The five highest lines of the ROM address counter are used to step through the first twenty locations of the 32 x 8 exponential pattern ROM. The three low order lines of the ROM address counter go to a load detect circuit which latches the output of the exponential pattern ROM into the shift register when these three lines are all low. The used portion of the exponential pattern ROM in conjunction with the eight bit parallel to serial shift register form in effect a 160 x 1 serial ROM. The output of the shift register is gated with an 8MHz clock signal and used to clock the filter control counters. The exponential ROM is programed with all ones except for 15 bits which are zeroes. These 15 bits are spaced in such a way that the ratio of the quantity 160 minus the bit number (0 through 159) for two adjacent "ON" bits will be approximately equal

for any two adjacent "ON" bits. In this way, the cut-off frequencies of the low pass filters are exponentially spaced, which corresponds to the exponential nature of sound perception.

The three filtered signals from each PSG are summed together and low pass filtered at 18KHz to remove the 50KHz duty cycle modulation switching noise. Each of the two resultant signals go to an analog multiplexer which is used with a resistor network to control apparent placement of the sound from left to right. Each analog multiplexer is controlled by three bits of digital output from a port on its associated PSG.

The two left channel signals are summed and amplified by the left preamplifier. Similarly, the two right channel signals are summed and amplified by the right preamplifier. Each preamplifier is also a low pass filter set at 18KHz to provide additional filtering of the 50KHz duty cycle modulation switching noise. The preamplifiers are current input (Norton) type 3900 op amplifiers. The panning outputs are converted to current by the large input resistors. The sound is turned off by forcing additional current into the op amp input. This forces the preamp output high, thereby turning the sound off. The volume control is handled in a similar way. The volume control is a pot located off board and generates a control voltage. This control voltage is converted to a current which is subtracted from the preamps input. When enough current is subtracted, the gain is very low. When no current is subtracted, the gain is normal.

The main CPU interfaces to the sound CPU through two means. The interface RAM (locations B9 and B11) provides 4 - 8 bit bytes that the main CPU can only write to, and the sound CPU can only read. In this method, the main CPU makes sound requests to the sound CPU. There is a status port (located at A5) that is an 8 bit byte that the sound CPU can only write to and the main CPU can only read. This provides status information that can be read back by the main CPU.

In order to generate accurate sounds, there is a 1.28ms interrupt timer that is used to provide accurate time intervals to the sound CPU. A 4024 seven stage ripple-carry binary counter is used to divide down a 50KHz clock to 391Hz. This would appear to be a 2.56ms signal. However, each time the output of the counter goes high, the CPU manually resets it to clear the interrupt. Since this goes high at half the time rate, the interrupts occur every 1.28ms. A pulse from the 74LS138 (B13) is used to clear this counter under CPU counter.

The sound CPU also has an 8 bit dip switch (located at D14) of which the first 6 bits are used as an input port to the sound CPU. With this dip switch board level tests can be requested. A yellow LED is also connected to an output port in order to provide a means to report sound CPU test results when a test is requested via the dip switch. Both of these input and output ports are selected by the 74LS138 (B13).

II. MAIN CPU INPUT AND OUTPUT — The I/O section of this PCB contains the port decoding circuitry and the input and output buffers for the main CPU (which is located on the CPU Background Generator Board).

There are two 74LS138's which do the port decoding to enable an input or an output. The 74LS138 at B7 decodes the input ports and decides whether one of the three RRC switch inputs, two dip switch inputs, or the sound CPU status port is being addressed. The 74LS138 at B8 decodes the output ports and decides whether one of dedicated output ports (coin counters and video flip bit), the miscellaneous output port, or the interface RAM to the Sound Board is being addressed.

The three RRC (resistor, resistor, capacitor) input ports are external inputs such as coin switches. The switch information enters into the Board by the right angle edge connectors. Each input bit is filtered with a resistor and a capacitor and then pulled up with a second resistor.

Each RRC filter output goes into the input to a 74LS244 buffer. The 74LS244, when selected by the 74LS138 address decoder, allows the RRC input information at its input to be placed upon the Bu data bus where the main CPU can read it. There are currently three such 74LS244's and RRC filters currently providing 24 bits of input.

There are two banks of dip switch inputs (located at B3 and B6) which are used to set options for the main CPU. Each switch output is tied high via a pull up resistor and used as an input to a 74LS244 buffer. The 74LS244, when selected by the 74LS138 address decoder allows the dip switch information to be placed upon the Bu data bus where the main CPU can read it. There are two such 74LS244's providing 12 bits of dip switch input. (Note: On some later versions of this Board, one dip switch (dip sw 2) will be deleted and an extra RRC input port will be added.) Dip switch 1 is special in that it has 10 positions. Position #9 is not used. Position #10 is used to ground the u wait line. This causes the main CPU to go into continuous wait states. This will freeze the main CPU causing the video to be static and allow easier troubleshooting of video section. (Note: This will not freeze the Sound CPU. Any sound in progress will go as far as possible to completion.)

There is a 74LS374 eight bit latch with tristate outputs that is used as a status port from the Sound Board. The sound CPU writes information onto this latch. The main CPU can enable the output of the latch with a signal from the 74LS138 causing the information to be placed on the Bu data bus and allowing the main CPU to read the status port.

The sound interface RAM is 4 bytes of ROM that the main CPU can write to and the sound CPU can read. The 74LS138 is used to select the interface RAM and to store the data off of the Bu data bus into the interface RAM.


There are two 74LS273 eight bit latches that are used as output ports. They can be individually selected by the 74LS138 and have the data on the Bu data bus strobed into their inputs. The latch at A3 is used for miscellaneous outputs and goes off the Board via the right angle edge connector. The latch at D4 is used for dedicated outputs. This includes three high current open collector transistor outputs for use in driving coin meters, one bit for video chip line used for screen flipping in Cocktail Table games, and for enabling a red or green LED used for test purposes.

SUPER SOUND I/O BOARD — The Super Sound I/O Board is very similar to the Sound I/O Board previously described. The differences are two fold:

1. Dip switch 2 has been deleted and another RRC input port added in its place. This RRC input port uses the 8 bits previously used by dip switch 2 and 1 bit from dip switch 1. This provides a total of 33 bits of input for the system.
2. The panning circuitry has been deleted. The outputs of the left and right summing amplifiers now go directly to their respective pre-amplifiers.

POWER SUPPLY BOARD — INTRODUCTION: This Power Supply Printed Circuit Board (PCB) assembly has been designed in such a way that it can be used for all games of the MCR II series and Vector Scan Systems. Although some games do not draw the full amount of power these supplies are capable of generating, there are others that do. So, the supply was designed to operate the biggest power hog. This Power Supply PCB generates quite a few different voltages, both regulated and unregulated, which are used to operate a number of different types of componentry. The +5V and +12V supplies are high current sources carefully regulated by a standard fold-back current-limited circuit design which compensates for both line voltage and load fluctuations, and prevents burn-out due to an overload or shorted circuitry. In addition to the regulated supplies, two unregulated supplies are also incorporated to power incandescent lamps and audio circuitry.

SENSE AND COM. LINES: One interesting feature of the power PCB is the use of the SENSE and COM. LINES to detect any IR drop which might occur in the ground line between the power PCB and the CPU PCB. IR drops across a ground line can cause several problems, including the annoying hum bar which rolls up the monitor screen infuriating operators and players alike. Essentially, both the SENSE and COM. LINES are connected together just after they enter the CPU PCB. Because the SENSE LINE is connected to the COM. LINE at this point, it can be used to detect any IR drop which might occur between the power PCB and the CPU PCB. And, because the SENSE LINE is used as the COM. reference for the entire power PCB, any IR drop which occurs across the COM. LINES simply offsets the entire power supply system by that amount and thereby eliminates



any problematic conditions which might otherwise occur. Commonly, only the SENSE LINE for the +5V is used, and the SENSE LINE for the +12V is then connected to it with jumper JW2. In cases where more than 2 Amps is sourced by the +12V supply, it may be desirable that the +12V supply use its own SENSE LINE, in which case jumper JW2 is deleted.

Jumpers JW1 and JW3 can be used to control hum in the audio. Their only justified use is when there is a considerable distance between the Filter Assembly and the Power Supply PCB. Another option to control this hum is by connecting the SENSE LINE(S) to the filter assembly via pins 7 and/or 9 of connector J3.

THE TRANSFORMERS: The Game Logic Transformer is unique in the video game industry because it doesn't have taps to compensate for high or low voltage. It is a constant-voltage transformer which adapts itself automatically to line voltage variations and fluctuations. The output voltages stay constant with line voltage variations from 100 to 125VAC (MT00-00089-A000) @ 60Hz, and from 200 to 250VAC (MT00-00090-A000) @ 50Hz. This is accomplished with the aid of a separate resonance winding across which an external 3.5Mfd capacitor is placed. **WARNING: This winding has an output voltage varying from 800 to 1000V peak-to-peak!**

This transformer reduces the line voltage to two center tap voltages: 8VAC and 15VAC, each having its own winding. This prevents high current draw on one voltage from influencing the other voltage.

A second transformer is used for isolation between the color monitor and line voltage. This line isolation also provides an AC voltage for the unregulated power supply and the auxiliary circuits, when implemented.

FILTER ASSEMBLY: The 8VAC and 15VAC from the Constant Voltage Transformer secondary windings are full-wave rectified by two power rectifiers each, MR-1120, and then filtered by a 100.000Mfd capacitor for the pre-regulated 8VDC and by a 55.000Mfd capacitor for the pre-regulated 15VDC. Both circuits are protected with a fuse: 10 Amp for the pre-regulated 8VDC and 6 Amp for the pre-regulated 15VDC. Both capacitors are discharged through a drainage resistor when the filter assembly is disconnected for any reason. Both center taps are connected together in this Filter Assembly to ensure that they are the same voltage level.

POWER CHASSIS: This is a combination of the transformers with the Filter Assemblies in order to comply with U.L., C.S.A., and V.D.E. safety regulations. It also incorporates the line filter, all line fuses, a safety switch, and the line power distribution. The Power Chassis will become available in the 3rd quarter of 1982.

+5V SOURCE: The pre-regulated 8VDC from the Filter Assembly is placed at the collector of the 2N3772 pass transistor and more or less of this voltage is allowed through depending on load and other factors. The actual regulator in this circuit is the LM305 which operates a 2N2905 amplifier. The LM305 senses the output voltage across the 160 ohm resistor, uses this wave form to control the base of the amplifier transistor, which is necessary in this circuit to provide enough current for the TIP 31 transistor, which in turn provides the current to operate the pass transistor. If the LM305 senses a drop in voltage, it turns on the amplifier transistor, which in turn activates the TIP 31 and the pass transistor. When the pass transistor is activated, it allows more voltage through to the output to compensate for the drop in voltage. The circuit also senses the amount of current through the 0.16 ohm resistor. If the current exceeds the safe limit determined by the value of the resistor, the amplifier is shut off which turns off the TIP 31 and thus the pass transistor. This limits the current to a safe level.

In order to minimize the power dissipation of the pass transistor, its pre-amplifiers and the LM305 are powered by the pre-regulated +15VDC. They are protected by a separate on-board 3/8 Amp fuse because in case of failure, the current draw would not be large enough to blow the 6 Amp fuse of the pre-regulated +15VDC. The 10 ohm/5W resistor is used to drop the voltage to prevent overheating of the pre-amplifiers and the LM305.

The SENSE LINE is used as the reference for the LM305 to compensate for any IR drop in the COM. LINE as discussed earlier. Adjustment provisions have been made by incorporating a voltage divider network with 2 resistors and a 100 ohm trim pot. By adjusting the trim pot, the LM305 can be further offset from the SENSE to compensate for any minor deviation. The resulting voltage is further filtered with a 470Mfd capacitor. The ferrite bead is used to prevent high frequency oscillation of the pass transistor, which would result in its self-destruction, usually by shorting the collector to the emitter. This would provide an unregulated 8VDC to the logic, destroying the logic chips.

+12V SOURCE: This power source operates in a similar manner as the +5V source, with a few minor differences. It has only one pre-amplifier, the current limiting resistor is 0.18 ohms, and no power dissipation minimizing technique is used, i.e. the LM305 and 2N2905 are powered by the same voltage as the pass transistor.

UNREGULATED SUPPLIES: The Power Supply PCB also generates an unregulated unfiltered auxiliary voltage which can be used to power indicator lights. This voltage is developed by full-wave bridge rectification of the voltage of the secondary winding of the line-isolation transformer. This semi-sinusoidal wave

form is then taken directly to the control circuitry of the indicator lights. Although this source is not used in some games, it is used in others where certain lights have to be controlled by the logic.

Furthermore, the above voltage is used to generate another voltage, the audio voltage. This audio voltage is developed by the same initial process used to create the unregulated unfiltered auxiliary voltage, however, it is further filtered by the 4700Mfd capacitor before this undulating voltage is sent to the Audio Amplifiers on the Game PCB.

NOTE: In some games the regulated +12V is used for audio.

ADDITIONAL FEATURES — (NOT USED IN ALL GAMES)

-5V SUPPLY: The 8V winding is again full-wave rectified, but since the cathodes of the two 1N4001 diodes are wired to the transformer secondary winding, this wave form is negative with respect to COM. This negative wave form is filtered by the 2000Mfd capacitor and placed at the input pin of the 7905 integrated voltage regulator. It can be further offset from -SENSE by adjusting the 100 ohm trim pot to compensate for any minor deviation from the specified -5V level. The resulting fully regulated voltage is further filtered by a 10Mfd capacitor to prevent load fluctuations from disturbing the operation of the regulator. The 7905 has internal overload protection.

RESET LINE: This part of the Power Supply PCB provides a power-on-clear signal when the game is first turned on — or — after a momentary power line failure. Since random information is loaded into many parts of the computer when power is first applied, this signal is necessary to clear this meaningless data away so the computer can start operating with a "clean slate". The reset circuit is divided into 5 distinct sections, each with its own function:

- A. The OPTO-ISOLATOR provides voltage isolation from the line isolation transformer and is relatively insensitive to line voltage fluctuations and secondary voltage selection. The transformer output voltage can be varied from 9VAC to 14VAC. The output of the OPTO-ISOLATOR is a semi-square wave of 5V. (See AC Synch. on "Wave Shapes of Auxiliary Circuits" Figure 3.)
- B. The PUMP CHARGER circuit detects if two or more AC cycles have dropped out (AC line failure). Its output will go to logic "1" approximately 40 milliseconds after the line voltage starts to drop out. When the line power is turned on initially, it acts as a power-on-reset circuit. Its output will rise with the +5V and stay at logic "1" at least until the +5VDC has stabilized, then it goes to logic "0". (See Pump Charge-out on "Wave Shapes of Auxiliary Circuits" Figure 3.) The output pulse is transferred to two circuits; the ONE-SHOT circuit and the LOGIC "OR" circuit.

C. The ONE-SHOT circuit is triggered by the positive edge of the pulse from the PUMP CHARGER and stretches it to at least 75 milliseconds. (See One-Shot-out on "Wave Shapes of Auxiliary Circuits" Figure 3.) This ensures that there will always be a proper reset pulse, regardless of the pulse length from the PUMP CHARGER circuit. (It does not respond when the power line is switched to "ON".) Its output pulse is transferred to the LOGIC "OR" circuit.

D. The LOGIC "OR" circuit operates just as its name implies. When it receives a logic "1" signal from either the PUMP CHARGER and/or the ONE-SHOT, it will pass it through to the AMPLIFIER.

E. The AMPLIFIER, consisting of the 2N4401 transistor, is used to provide sufficient current at logic "0". Its output is RESET, which is used by the logic PCBs. (See RESET on "Wave Shapes of Auxiliary Circuits" Figure 3.)

F. A.C. SYNC for assemblies A082-90412-D000 / A082-90421-C000 and later versions. This 555 circuitry performs three functions at the same time:

1. It is a -2 frequency divider; the output of which is 50 or 60Hz, depending on the Line frequency.
2. It is a wave shaper. The output signal is squared and approximately 2ms long at Logic "0".
3. It is a current driver. It can sync or source 50ma and can directly interface with TTL.

BATTERY SUPPLY: This supply is used to provide current to a "Bookkeeping" RAM on the logic PCB when the line power fails or is turned off. Normally, with the line power "ON", +5VDC is supplied via the 0.22 microHenry inductor, the 82 ohm voltage dropping resistor, and a blocking diode. The voltage is regulated with a diode going to +5VDC. The Nickel-Cadmium rechargeable battery is charged via the 270 ohm charge current limiting resistor. When the line power is "OFF", the "Bookkeeping" RAM is supplied with a "stand-by" voltage of 3.6VDC to a 4.2VDC for a duration of at least 30 days.

No matter how advanced our technology becomes, it seems that a technician who understands power supplies can be successful at troubleshooting most electronic equipment. The reason for this is that many of the problems that occur are directly or indirectly related to the power supply.

At this time, we are going to look at the Bally Midway A082-90412/13 and A082-90421/22 type Power Supplies as seen in Omega Race, Kickman, and subsequent games. Since power supplies are generally not field serviceable, we are going to concentrate on diagnosis of a bad power supply. First, we have to know what the power supply's function is. Bally Midway's power supply is made up of several smaller supplies. They are: +5 volts regulated, +12 volts regulated, and unregulated audio and lamp voltages, and possibly a battery supply and/or -5 volts regulated.

The only purpose of a power supply is to give the proper voltage(s) and to supply enough current at the proper voltage(s) to fulfill the requirements of the game. These power supplies have current limiting features on all regulated sub-supplies. If the current demand is larger than its capabilities, first the voltage will drop, then it will shut itself off until the excess load is removed. It is quite possible that a power supply may be diagnosed "BAD" when in reality there is a short somewhere on one of the Logic Boards or elsewhere in the system. Symptoms of a bad power supply can be anything from no picture to specific functions not present on the screen. The best thing to do when you suspect a bad power supply is to check all the voltages with your meter. **Keep in mind that just because all the power supply voltages are present, this does not mean that the supply is good.** A power supply voltage can contain certain fluctuations that only an oscilloscope can detect. In this case, substitution is a good check. Approximate measurements can be made on the Power Supply PCB but accurate measurements **MUST** be made on the Logic PCB between the filter and the load.

CAUTION MUST BE TAKEN WHEN MAKING THESE MEASUREMENTS! IT'S POSSIBLE TO DAMAGE LOGIC COMPONENTS BY SHORTING POWER SUPPLY COMPONENTS!

+5 VOLTS REGULATED: This is the highest current supply on the board. Most of the devices on the game boards use this supply. To check it, put your meter ground probe on point "A" and its positive probe on point "B". You should read 5.0 volts to 5.3 volts. This supply is adjustable with a potentiometer.

NEVER ADJUST THIS POT WITHOUT A METER CONNECTED AS ABOVE!!

+12 VOLTS REGULATED: This supply is used for peripheral circuits. To check it, put your meter ground probe on point "A" and its positive probe on point "C". You should read 12.0 volts to 12.3 volts. It too is adjustable with a potentiometer.


UNREGULATED SUPPLIES: This is a supply used for audio and lamps. This supply can read from 9 volts to 16 volts. To check it, put your meter ground probe on point "E" and its positive probe on point "F".


-5 VOLTS REGULATED: This supply is used by auxiliary circuitry and/or memories. To check it, put your meter ground probe on point "G" and its positive probe on point "A". You should read -4.9 volts to -5.2 volts. It too is adjustable with a potentiometer.


BATTERY SUPPLY: This supply is used by the "Bookkeeping" RAM. To check it, put your meter ground probe on point "H" and its positive probe on point "H". When the line power is "ON", you should read 5.0 to 5.3 volts. When the line power is "OFF", you should read 3.6 volts to 4.2 volts.

If all the voltage checks read good, there still is the chance your power supply is bad. With an oscilloscope, it can be determined whether a supply has a ripple, oscillation, or other type of failure.

If one of the supplies reads lower than it should (for example, the +5 volt supply reads +3 volts), turn off the game and pull the connector off that goes to the logic board(s). Short the Power Supply's -SENSE output to COMMON, turn the power back on, and check the supply again. If the supply is good, there is probably a bad device on one of the logic boards that is shorting the supply.







A = ACTUAL TURN-ON POINT OF LINE POWER
 B = ACTUAL TURN-OFF POINT OF LINE POWER
 TIME DELAY IS DUE TO
 TRANSFORMER REACTANCE.
 USE 10 MΩ OSCILLOSCOPE PROBES.

AUXILIARY CIRCUITS OF A082-90412-D000
 AND
A082-90421-C000

GAME VOLUME ADJUSTMENT CONTROL. (See Figure 1)

The game volume control pot is located just inside the cabinet on the right side of the coin door frame. There is only one pot. For adjustment, it may be reached through the coin door on **ALL** models.

To make the sounds louder, turn the pot clockwise as you face it (↻).

To make the sounds **less** loud, turn the pot counter-clockwise as you face it (↺).




Figure 1 Game Volume Adjustment Control

OPTION SETTINGS:

To change the most common option settings, you **DO NOT** have to take the game apart or go into the cabinet and hunt for tiny switches on P.C. boards. These most common options can be changed from the main console of the game while it is in the Self-Test mode. The Self-Test switch is located just inside the cabinet on the right side of the coin door frame as you face it.

When changing any options, ALWAYS perform the Self-Test and play the game to be sure the ones selected are working properly. Of course, when you must change one of the switches that is located on one of the game's P.C. boards, it is also recommended that you perform the Self-Test and play the game to be sure the switches have worked properly and that no switches were accidentally moved that were not meant to be. (These switches are small and this can happen.)

The P.C. Board option switch settings, and what they will make the game do are shown in Figure 3. These switches are MAINLY INTENDED for use by a technician who is checking and/or performing tests on the game. See Figure 2 for option switch locations.

NOTE: In order to set the option switches located on the game's P.C. Boards, these Boards need not be removed from their card rack.




Figure 2 Option Switch Location

OPTION SWITCH SETTINGS

SWITCH NO. 1 — AT B 3 — LOCATED ON SOUND I/O P.C. BOARD

	SW#1	SW#2	SW#3	SW#4	SW#5	SW#6	SW#7	SW#8	SW#9	SW#10
2 COIN METERS 1 COIN METER	ON				NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED
MINI/UPRIGHT COCKTAIL TABLE	ON	OFF								
BUY IN ALLOWED NO BUY IN			ON	OFF						
FREEZE VIDEO NORMAL OPERATION									ON	OFF

SWITCH NO. 3 — AT D 14 — LOCATED ON SOUND I/O P.C. BOARD

	SW#1	**SW#2	**SW#3	**SW#4
NORMAL OPERATION SOUND I/O DIAGNOSTIC MODE	OFF			
NORMAL OPERATION RAM/ROM TEST INDICATES TEST RESULTS VIA YELLOW LED ON SOUND I/O BOARD: FAST FLASH = BAD ROM SLOW FLASH = BAD RAM	OFF	ON		THE REMAINDER OF MOST COMMON OPTION SETTINGS ARE CON- DUCTED DURING THE MACHINE SETUP PORTION OF THE SELF-TEST MODE AND WILL BE COVERED IN DETAIL IN THAT SECTION OF THIS MANUAL
NORMAL OPERATION OSCILLATOR TEST			OFF	ON
NORMAL OPERATION FILTER TEST				OFF
				ON

NO EFFECT IF **SW#1 OF SWITCH NO. 3 IS IN THE "OFF" POSITION.

Figure 3 Option Switch Settings

SELF-TEST MODE

The Self-Test mode is a special mode for checking game play statistics as well as game switches and computer functions. It is the easiest and best way to check for proper operation of the entire game.

NOTE: Putting the game into Self-Test **WILL NOT** cause the game to erase any CREDITS it has in its memory when the Self-Test mode is entered.

You may begin a Self-Test at any time by sliding the Self-Test switch to the "ON" position after the power to the game is on (the Self-Test switch is located just inside the cabinet on the right side of the coin door frame as you face it). When this is done, the game will react as follows:

1. If the game is in the Attract mode when the Self-Test switch is moved to the "ON" position, it will finish the sequence and then go into the Self-Test mode. This is illustrated by the display of the Self-Test Mode Menu on the monitor screen.
2. If the game is in the Ready-To-Play mode or the Play mode when the Self-Test switch is slid to the "ON" position, it **WILL NOT** go into the Self-Test mode until **AFTER** the players' last TRON has been eliminated (the game **MUST** be over). At this point, the game will go into the Self-Test mode. Again, this is illustrated by the display of the Self-Test Mode Menu on the monitor screen.
3. The fastest way to enter the Self-Test mode is to slide the Self-Test switch to the "ON" position and then activate the "TILT" switch located on the back side of the coin door just below the lock mechanism. The game will then **IMMEDIATELY** go into the Self-Test mode.

The Self-Test mode has eight (8) major categories as illustrated by Figure 4.

1. It is easy to select what category you want to enter. By pushing forward or pulling backward on the controller stick, the Cursor at the left of the screen can be moved UP and DOWN, (forward=UP) and (backward=DOWN), until it is in front of the category you want to test. Release the controller stick at this time.
2. After the Cursor has been positioned, pull the trigger on the controller stick and the monitor screen will display the test category you have selected.

NOTE: There is one exception to this. If you position the Cursor in front of the "PRESET" category on the Self-Test Mode Menu, when you pull the trigger on the controller stick — **EVERYTHING**, I repeat — **EVERYTHING**; including **ALL** information in the "BOOKKEEPING" mode, and **ALL operator selected options**, will be set back to zero "0" and to the factory recommended settings — **respectively**.




Figure 4 Self-Test—Menu

- Once you are **IN** one of the Self-Test mode categories, **FOLLOW THE ON-SCREEN INSTRUCTIONS TO COMPLETE THE TEST.**

3. The next group of figures shows the **CORRECT** screen presentation for **EACH** category of the Self-Test mode.

During the SELF DIAGNOSTICS section of the Self-Test mode, you will **first** see a cross hatch pattern on the screen for about 1/2 second. **Second**, you will see a lot of different colored bars shown on the monitor screen. These bars will be UNpainted one at a time from the top down. **Third**, you will see the screen painted Red, Blue, and Green in bars from the top down. **Fourth**, another group of colored bars is displayed. This sequence is repeated several times. And finally, this sequence is replaced by this message: "**HIT FIRE BUTTON TO EXIT**". If the Fire button is not hit, the test will repeat itself. This feature was designed into the game to enable over-night testing for an intermittent hardware problem.

If the SELF DIAGNOSTICS find one or more bad ROM or RAM chips: instead of going through what is described above, the game will give you a written message as to which parts are bad. This message includes their I.D.'s and their P.C. Board locations.

During the SOUNDS sections of the Self-Test mode, the game will give a display which looks like that shown in Figure 5.

- In this category, each of the game's 24 separate sounds can be checked individually in any order — or — you can tell the game to check them all in order — 3 through 26.




Figure 5 Self-Test—Sounds

As the Player Input Switches and Devices are activated, the Switch or Device activated is spelled out in the space indicated.




Figure 6 Self-Test—Player Input

This is a P.C.B. switch setting.

During the PLAYER INPUT section of the Self-Test mode, the game will give a display which looks like that shown in Figure 6.

- In this category, each of the game's player operated controls — including the coin switches on the back side of the coin door — may be checked individually. A game sound will be heard as each switch/control is actuated. If no game sound is heard, that switch/control is either not working, miswired, or disconnected. Check it out thoroughly.

During the BOOKKEEPING section of the Self-Test mode, the game will give a display which looks like that shown in Figure 7.




Figure 7 Self-Test—Bookkeeping

- In this category a basic bookkeeping function is performed. And with the selection of the "TIME REPORT" and the "SCORE REPORT", detailed breakdowns of game times and scores may be obtained.

In the TIME REPORT and SCORE REPORT sections of the BOOKKEEPING mode, the game will give displays which look like those shown in Figures 8 and 9 respectively.




Figure 8 Self-Test—Time Report





Figure 9 Self-Test—Score Report

During the SETUP OPTIONS section of the Self-Test mode, the game will give a display which looks like that shown in Figure 10.



* = Factory recommended settings.

Figure 10 Self-Test—Setup Options

- In this category, all common game options may be changed from the control console: coins per credit, credits per base, bonus base(s) awarded at, difficulty level --, and so on.

The Difficulty Level setting has a range of 1 to 9 with 1 representing the easiest level of play and 9 representing the most difficult level of play. One is the factory recommended setting.

During the CHANNEL TEST section of the Self-Test mode, the game will give a display which looks like that shown in Figure 11.




Figure 11 Self-Test—Channel Test

- In this category, the game conducts a test of its SOUND SYSTEM.

A Glossary of Microprocessor Terms

MICROPROCESSOR — one or several microcircuits that perform the function of a computer's CPU. Sections of the circuit have arithmetic and comparative functions that perform computations and executive instructions.

CPU — central-processing unit. A computing system's "brain", whose arithmetic, control and logic elements direct functions and perform computations. The microprocessor section of a microcomputer is on one chip or several chips.

PROM — programmable read-only memory. User permanently sets binary on-off bits in each cell by selectively fusing or not fusing electrical links. Non-erasable. Used for low-volume applications.

EPROM — erasable, programmable, read-only memory. Can be erased by ultraviolet light bath, then reprogrammed. Frequently used during design and

development to get programs debugged, then replaced by ROM for mass production.

ROM — read-only memory. The program, or binary on-off bit pattern, is set into ROM during manufacture, usually as part of the last metal layer put onto the chip. Nonerasable. Typical ROM's contain up to 16,000 bits of data to serve as the microprocessor's basic instructions.

RAM — random-access memory. Stores binary bits as electrical charges in transistor memory cells. Can be read or modified through the CPU. Stores input instructions and results. Erased when power is turned off.

LSI — large scale integration. Formation of hundreds or thousands of so-called gate circuits on semiconductor chips. Very large scale integration (VLS) involves microcircuits with the greatest component density.

MOS — metal-oxide semiconductor. A layered construction technique for integrated circuits that achieves high component densities. Variations in MOS chip structures create circuits with speed and low-power requirements, or other advantages (static will damage a MOS chip).

Introduction to the Z-80 CPU

The term "microcomputer" has been used to describe virtually every type of small computing device designed within the last few years. This term has been applied to everything from simple "microprogrammed" controllers constructed out of TTL MSI up to low end minicomputers with a portion of the CPU constructed out of TTL LSI "bit slices." However, the major impact of the LSI technology within the last few years has been with MOS LSI. With this technology, it is possible to fabricate complete and very powerful computer systems with only a few MOS LSI components.

The Zilog Z-80 family of components can be configured with any type of standard semiconductor memory to generate computer systems with an extremely wide range of capabilities. For example, as few as two LSI circuits and three standard TTL MSI packages can be combined to form a simple controller. With additional memory and I/O devices a computer can be constructed with capabilities that only a minicomputer could previously deliver.

New products using the MOS LSI microcomputer are being developed at an extraordinary rate. The Zilog Z-80 component set has been designed to fit into this market through the following factors:

1. The Z-80 is fully software compatible with the popular 8080A CPU.
2. Existing designs can be easily converted to include the Z-80.
3. The Z-80 component set is at present superior in both software and hardware capabilities to any other microcomputer system on the market today.
4. For increased throughput the Z80A operating at a 4 MHz clock rate offers the user significant speed advantages.

Microcomputer systems are extremely simple to construct using Z-80 components. Any such system consists of three parts:

1. **CPU (Central Processing Unit)**
2. **Memory**
3. **Interface Circuits to peripheral devices**

The CPU is the heart of the system. Its function is to obtain instructions from the memory and perform the desired operations. The memory is used to contain instructions and in most cases data that is to be processed. For example, a typical instruction sequence may be to read data from a specific peripheral device, store it in a location in memory, check the parity and write it out to another peripheral device. Note that the Zilog component set includes the CPU and various general purpose I/O device controllers, while a wide range of memory devices may be used from any source. Thus, all required components can be connected together in a very simple manner with virtually no other external logic.

General Purpose Registers

There are two matched sets of general purpose registers, each set containing six 8-bit registers that may be used individually as 8-bit registers or as 16-bit register pairs by the programmer. One set is called BC, DE and HL while the complementary set is called BC', DE' and HL'. At any one time the programmer can select either set of registers to work with through a single exchange command for the entire set. In systems where fast interrupt response is required, one set of general purpose registers and an accumulator/flag register may be reserved for handling this very fast routine. Only a simple exchange command need be executed to go between the routines. This greatly reduces interrupt service time by eliminating the requirement for saving and retrieving register contents in the external stack during interrupt or subroutine processing. These general purpose registers are used for a wide range of applications by the programmer. They also simplify programming, especially in ROM based systems where little external read/write memory is available.

Arithmetic & Logic Unit (ALU)

The 8-bit arithmetic and logical instructions of the CPU are executed in the ALU. Internally the ALU communicates with the registers and the external

data bus on the internal data bus. The type of functions performed by the ALU include:


Add	Left or right shifts or rotates (arithmetic and logical)
Subtract	Increment
Logical AND	Decrement
Logical OR	Set bit
Logical Exclusive OR	Reset bit
Compare	Test bit

Instruction Register and CPU Control

As each instruction is fetched from memory, it is placed in the instruction register and decoded. The control sections performs this function and then generates and supplies all of the control signals necessary to read or write data from or to the registers, control the ALU and provide all required external control signals.

Z-80 CPU Pin Description

The Z-80 CPU is packaged in an industry standard 40 pin Dual In-Line Package. The I/O pins are shown in the below figure and the function of each is described.



A₀-A₁₅**(Address Bus)**

Tri-state output, active high. A₀-A₁₅ constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges. I/O addressing uses the 8 lower address bits to allow the user to directly select up to 256 input or 256 output ports. A₀ is the least significant address bit. During refresh time, the lower 7 bits contain a valid refresh address.

D₀-D₇**(Data Bus)**

Tri-state input/output, active high. D₀-D₇ constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and I/O devices.

M₁**(Machine Cycle one)**

Output, active low. M₁ indicates that the current machine cycle is the OP code fetch cycle of an instruction execution. Note that during execution of 2-byte op-codes, $\overline{M1}$ is generated as each op code byte is fetched. These two byte op-codes always begin with CBH, DDH, EDH or FDH. $\overline{M1}$ also occurs with \overline{IORQ} to indicate an interrupt acknowledge cycle.

MREQ**(Memory Request)**

Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ**(Input/Output Request)**

Tri-state output, active low. The \overline{IORQ} signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An \overline{IORQ} signal is also generated with an M₁ signal when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus. Interrupt Acknowledge operations occur during M₁ time while I/O operations never occur during M₁ time.

RD**(Memory Read)**

Tri-state output, active low. \overline{RD} indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WR**(Memory Write)**

Tri-state output, active low. \overline{WR} indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

RFSH**(Refresh)**

Output, active low. \overline{RFSH} indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

HALT**(Halt state)**

Output, active low. \overline{HALT} indicates that the CPU has executed a HALT software instruction and is awaiting either a non maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

WAIT**(Wait)**

Input, active low. \overline{WAIT} indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active. This signal allows memory or I/O devices of any speed to be synchronized to the CPU.

INT**(Interrupt Request)**

Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled and if the \overline{BUSRQ} signal is not active. When the CPU accepts the interrupt, an acknowledge signal (\overline{IORQ} during M₁ time) is sent out at the beginning of the next instruction cycle. The CPU can respond to an interrupt in three different modes that are described in detail in section 5.4 (CPU Control Instructions).

NMI**(Non-Maskable Interrupt)**

Input, negative edge triggered. The non maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H. The program counter is automatically saved in the external stack so that the user can return to the program that was interrupted. Note that continuous \overline{WAIT} cycles can prevent the current instruction from ending, and that a \overline{BUSRQ} will override a \overline{NMI} .

RESET

Input, active low. RESET forces the program counter to zero and initializes the CPU. The CPU initialization includes:

- 1) Disable the interrupt enable flip-flop

- 2) Set Register I = 00_H
- 3) Set Register R = 00_H
- 4) Set Interrupt Mode 0

During reset time, the address bus and data bus go to a high impedance state and all control output signals go to the inactive state.

BUSRQ

(Bus Request)

Input, active low. The bus request signal is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these buses. When BUSRQ is activated, the CPU will set these

buses to a high impedance state as soon as the current CPU machine cycle is terminated.

BUSAK

(Bus Acknowledge)

Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.

CLK

(Clock)

Single phase TTL level clock which requires only a 330 ohm pull-up resistor to +5 volts to meet all clock requirements.

MCR II SYSTEM P.C. BOARD JUMPER OPTIONS

VIDEO GENERATOR P.C. BOARD									
MANUFACTURER	EPROM NO.	JW#1	JW#2	JW#3	JW#4	JW#5	JW#6	JW#7	JW#8
MOTOROLA	68764	#	*	*	#	*	*	*	*
	68766	#	*	*	#	*	*	*	*
INTEL	2764	*	#	#	*	#	*	*	#
T. I.	2564	#	*	*	#	*	#	#	*
SUPER C.P.U. P.C. BOARD									
JUMPER OPTIONS FOR PROGRAM ROMS ONLY									
MANUFACTURER	EPROM NO.	JW#2	JW#4	JW#5	JW#6	JW#7	JW#18	JW#19	
MOTOROLA	68764	#	#	*	#	*	*	#	
	68766	#	#	*	#	*	*	#	
T. I.	2564	#	#	*	#	*	*	#	
INTEL	2764	*	*	#	*	#	#	*	
JUMPER OPTIONS FOR BACKGROUND ROMS ONLY									
MANUFACTURER	EPROM NO.	JW#10	JW#11	JW#12	JW#13	JW#14	JW#15	JW#16	JW#17
MOTOROLA	68764	*	#	*	#	*	#	#	*
	68766	*	#	*	#	*	#	#	*
T. I.	2564	*	#	*	#	*	#	#	*
INTEL	2764	#	*	#	*	#	*	*	#
SOUND I/O P. C. BOARD									
MANUFACTURER	EPROM NO.	JW#1	JW#2						
NUMEROUS MFR'S	2532	*	#						
NUMEROUS MFR'S	2732	#	*						

* = CUT JUMPER WIRES WHERE THIS SYMBOL "*" APPEARS.
= LEAVE JUMPER WIRES IN WHERE THIS SYMBOL "#" APPEARS.


The above table illustrates the fact that the Video Generator P.C. Board used in the MCR II System has 8 jumper wires, the SUPER C.P.U. P.C. Board used in the MCR II System has 19 jumper wires, and the Sound I/O P.C. Board used in the MCR II System has 2 jumper wires.

All of the above Boards can be used with a variety of different **SETS of EPROM chips**. However, these EPROMS are not all made by the same manufacturer



and do have some internal differences. So, in order to make them function properly in their respective P.C. Boards, certain jumper wires on these Boards have to be cut.

The above table tells you which jumpers to cut (depending on which EPROM set you're going to use) by showing a "*" under that jumper wire's number. If there is **NO** "*" under a jumper wire's number, **THAT PARTICULAR JUMPER WIRE IS NOT TO BE CUT.**


- J1
- PIN 1 — N.C.
 - 2 — L. AUDIO
 - 3 — L. SHIELD
 - 4 — KEY
 - 5 — V AUDIO RETURN
 - 6 — R. AUDIO
 - 7 — R. SHIELD
 - 8 — V AUDIO



- J2
- PIN 1 — R+
 - 2 — R-
 - 3 — KEY
 - 4 — L+
 - 5 — N.C.
 - 6 — L-



REVISIONS		MIDWAY MFG. CO.		FRANKLIN PK. ILL.	
USED ON TRON		NO. REQ'D I PER.		PART NO.	
SCALE		NONE		M051-00986-E011	
HEAT TREAT		SCHEMATIC, DUAL POWER AMP,		A082-90910-E000	
DO NOT SCALE DWG.		MAT'L		FINISH	
DIM. TOLERANCES UNLESS SPECIFIED		DRN		CKD.	
CONCENTRICITY TIR .003		DATE		5/17/82	
FRACTIONAL .005		DATE		5/17/82	
DECIMAL .005		DATE		5/17/82	
HOLE DIA .002		DATE		5/17/82	



NOTES
 U1-LM3900
 U2-7474
 U3-74191
 U4-7414

PROJECT ENG: C.MEDNICK

CKD.	DO NOT SCALE DWG.		REVISIONS
DRAWN: TJK	DATE: 8/26/81	USED ON	MIDWAY MFG. CO. FRANKLIN PK. ILL.
heat treat	scale FULL	NO. REQ'D 1 PER	PART NO. M051-00968-C004
mat'l.	BINARY ANGLE DECODER SCHEMATIC A082-91391-C000		
finish			

Chip Number

MB8416
 6116LP-4
 9860-07AXN-AXHD
 Z-80 CTC
 0066-313BX-XXQX (MMC01)
 0066-314BX-XXQX (MMC02)
 0066-315BX-XXQX (MMC03)
 0066-316BX-XXQX (MMC06)
 0066-322BX-XXQX (MMC04)
 AY-3-8910 (8910)
 LM3900
 MC3403

Function

Ram 2K x 8
 Ram 2K x 8
 PROM 82S123 (SB2-A)
 Counter timer circuit
 H-T generator - custom
 V-T generator - custom
 Misc. V & H circuits - custom
 Misc. TTL circuits - custom
 NVR controller - custom
 Sound generator
 Quad operational amplifier
 Quad operational amplifier

Misc. Components

16.00 & 19.9 MHZ
 2N4123
 2N4403
 MPSA70
 TIP110


Z-TAL
 Transistor NPN
 Transistor PNP
 Transistor PNP
 Transistor NPN


Logic Boards Integrated Circuits**Chip Number**

7400
 74LS02
 74LS04
 7406
 7407
 74LS08
 74LS20
 7427
 74LS30
 74LS32
 74LS74
 74LS86
 7489
 74126
 74LS138
 74LS153
 74LS155
 74LS157
 74160
 74161
 74166
 74LS174
 74175
 74LS191
 74LS194
 74LS244
 74LS245
 74LS273
 74LS283
 74LS367
 74LS374
 74LS670
 4017
 14016
 14024
 14053
 Z80
 Z80A
 D780C
 D780C-1
 TMS2564
 MBM2732
 HN462532
 2114
 93422
 M58725
 4801AN-90
 4118A-4
 93419 or 82S09
 74LS133

Function

Quad 2 input Nand
 Quad 2 input Nor
 Hex inverter
 Hex inverter open collector
 Hex buffer open collector
 Quad 2 input And
 Dual 4 input Nand
 Triple 3 input Nor
 8 input Nand
 Quad 2 input Or
 Dual "D" Flip-Flop
 Quad 2 input exclusive Or
 64 bit ram 16 x 4
 Quad buffer tri-state
 3 to 8 line decoder
 Dual 4 to 1 line multiplexer
 Dual 2 to 4 line decoder
 Quad 2 to 1 line multiplexer
 4 bit decade counter
 4 bit binary counter
 8 bit shift register
 Hex "D" Flip-Flop
 Quad "D" Flip-Flop
 Up/down binary counter
 8 bit shift register
 Octal buffer tri-state
 Octal buss transceiver
 Octal "D" Flip-Flop
 4 bit full adder
 Hex buss driver
 Octal "D" Flip-Flop tri-state
 4 x 4 register files
 Decade counter/divider
 Quad analog switch
 7 stage ripple counter
 Triple 2 channel analog multiplexer
 CPU 2.5 MHz
 CPU 4 MHz
 CPU 2.5 MHz
 CPU 4 MHz
 8K x 8 EPROM
 4K x 8 EPROM
 4K x 8 EPROM
 Ram 1K x 4
 Ram 256 x 4
 Ram 2K x 8
 Ram 1K x 8
 Ram 1K x 8
 64 X 9 Color Ram
 13 input Nand Gate







72 PIN RIBBON CABLE

1-12: GND	13-14: SW1	15-16: SW2
17-18: GND	19-20: SW3	21-22: SW4
23-24: GND	25-26: SW5	27-28: SW6
29-30: GND	31-32: SW7	33-34: SW8
35-36: GND	37-38: SW9	39-40: SW10
41-42: GND	43-44: SW11	45-46: SW12
47-48: GND	49-50: SW13	51-52: SW14
53-54: GND	55-56: SW15	57-58: SW16
59-60: GND	61-62: SW17	63-64: SW18
65-66: GND	67-68: SW19	69-70: SW20
71-72: GND	73-74: SW21	75-76: SW22
77-78: GND	79-80: SW23	81-82: SW24
83-84: GND	85-86: SW25	87-88: SW26
89-90: GND	91-92: SW27	93-94: SW28
95-96: GND	97-98: SW29	99-100: SW30
101-102: GND	103-104: SW31	105-106: SW32
107-108: GND	109-110: SW33	111-112: SW34
113-114: GND	115-116: SW35	117-118: SW36
119-120: GND	121-122: SW37	123-124: SW38
125-126: GND	127-128: SW39	129-130: SW40
131-132: GND	133-134: SW41	135-136: SW42
137-138: GND	139-140: SW43	141-142: SW44
143-144: GND	145-146: SW45	147-148: SW46
149-150: GND	151-152: SW47	153-154: SW48
155-156: GND	157-158: SW49	159-160: SW50
161-162: GND	163-164: SW51	165-166: SW52
167-168: GND	169-170: SW53	171-172: SW54
173-174: GND	175-176: SW55	177-178: SW56
179-180: GND	181-182: SW57	183-184: SW58
185-186: GND	187-188: SW59	189-190: SW60
191-192: GND	193-194: SW61	195-196: SW62
197-198: GND	199-200: SW63	201-202: SW64
203-204: GND	205-206: SW65	207-208: SW66
209-210: GND	211-212: SW67	213-214: SW68
215-216: GND	217-218: SW69	219-220: SW70
221-222: GND	223-224: SW71	225-226: SW72
227-228: GND	229-230: SW73	231-232: SW74
233-234: GND	235-236: SW75	237-238: SW76
239-240: GND	241-242: SW77	243-244: SW78
245-246: GND	247-248: SW79	249-250: SW80
251-252: GND	253-254: SW81	255-256: SW82
257-258: GND	259-260: SW83	261-262: SW84
263-264: GND	265-266: SW85	267-268: SW86
269-270: GND	271-272: SW87	273-274: SW88
275-276: GND	277-278: SW89	279-280: SW90
281-282: GND	283-284: SW91	285-286: SW92
287-288: GND	289-290: SW93	291-292: SW94
293-294: GND	295-296: SW95	297-298: SW96
299-300: GND	301-302: SW97	303-304: SW98
305-306: GND	307-308: SW99	309-310: SW100
311-312: GND	313-314: SW101	315-316: SW102
317-318: GND	319-320: SW103	321-322: SW104
323-324: GND	325-326: SW105	327-328: SW106
329-330: GND	331-332: SW107	333-334: SW108
335-336: GND	337-338: SW109	339-340: SW110
341-342: GND	343-344: SW111	345-346: SW112
347-348: GND	349-350: SW113	351-352: SW114
353-354: GND	355-356: SW115	357-358: SW116
359-360: GND	361-362: SW117	363-364: SW118
365-366: GND	367-368: SW119	369-370: SW120
371-372: GND	373-374: SW121	375-376: SW122
377-378: GND	379-380: SW123	381-382: SW124
383-384: GND	385-386: SW125	387-388: SW126
389-390: GND	391-392: SW127	393-394: SW128
395-396: GND	397-398: SW129	399-400: SW130
401-402: GND	403-404: SW131	405-406: SW132
407-408: GND	409-410: SW133	411-412: SW134
413-414: GND	415-416: SW135	417-418: SW136
419-420: GND	421-422: SW137	423-424: SW138
425-426: GND	427-428: SW139	429-430: SW140
431-432: GND	433-434: SW141	435-436: SW142
437-438: GND	439-440: SW143	441-442: SW144
443-444: GND	445-446: SW145	447-448: SW146
449-450: GND	451-452: SW147	453-454: SW148
455-456: GND	457-458: SW149	459-460: SW150
461-462: GND	463-464: SW151	465-466: SW152
467-468: GND	469-470: SW153	471-472: SW154
473-474: GND	475-476: SW155	477-478: SW156
479-480: GND	481-482: SW157	483-484: SW158
485-486: GND	487-488: SW159	489-490: SW160
491-492: GND	493-494: SW161	495-496: SW162
497-498: GND	499-500: SW163	501-502: SW164
503-504: GND	505-506: SW165	507-508: SW166
509-510: GND	511-512: SW167	513-514: SW168
515-516: GND	517-518: SW169	519-520: SW170
521-522: GND	523-524: SW171	525-526: SW172
527-528: GND	529-530: SW173	531-532: SW174
533-534: GND	535-536: SW175	537-538: SW176
539-540: GND	541-542: SW177	543-544: SW178
545-546: GND	547-548: SW179	549-550: SW180
551-552: GND	553-554: SW181	555-556: SW182
557-558: GND	559-560: SW183	561-562: SW184
563-564: GND	565-566: SW185	567-568: SW186
569-570: GND	571-572: SW187	573-574: SW188
575-576: GND	577-578: SW189	579-580: SW190
581-582: GND	583-584: SW191	585-586: SW192
587-588: GND	589-590: SW193	591-592: SW194
593-594: GND	595-596: SW195	597-598: SW196
599-600: GND	601-602: SW197	603-604: SW198
605-606: GND	607-608: SW199	609-610: SW200
611-612: GND	613-614: SW201	615-616: SW202
617-618: GND	619-620: SW203	621-622: SW204
623-624: GND	625-626: SW205	627-628: SW206
629-630: GND	631-632: SW207	633-634: SW208
635-636: GND	637-638: SW209	639-640: SW210
641-642: GND	643-644: SW211	645-646: SW212
647-648: GND	649-650: SW213	651-652: SW214
653-654: GND	655-656: SW215	657-658: SW216
659-660: GND	661-662: SW217	663-664: SW218
665-666: GND	667-668: SW219	669-670: SW220
671-672: GND	673-674: SW221	675-676: SW222
677-678: GND	679-680: SW223	681-682: SW224
683-684: GND	685-686: SW225	687-688: SW226
689-690: GND	691-692: SW227	693-694: SW228
695-696: GND	697-698: SW229	699-700: SW230
701-702: GND	703-704: SW231	705-706: SW232
707-708: GND	709-710: SW233	711-712: SW234
713-714: GND	715-716: SW235	717-718: SW236
719-720: GND	721-722: SW237	723-724: SW238
725-726: GND	727-728: SW239	729-730: SW240
731-732: GND	733-734: SW241	735-736: SW242
737-738: GND	739-740: SW243	741-742: SW244
743-744: GND	745-746: SW245	747-748: SW246
749-750: GND	751-752: SW247	753-754: SW248
755-756: GND	757-758: SW249	759-760: SW250
761-762: GND	763-764: SW251	765-766: SW252
767-768: GND	769-770: SW253	771-772: SW254
773-774: GND	775-776: SW255	777-778: SW256
779-780: GND	781-782: SW257	783-784: SW258
785-786: GND	787-788: SW259	789-790: SW260
791-792: GND	793-794: SW261	795-796: SW262
797-798: GND	799-800: SW263	801-802: SW264
803-804: GND	805-806: SW265	807-808: SW266
809-810: GND	811-812: SW267	813-814: SW268
815-816: GND	817-818: SW269	819-820: SW270
821-822: GND	823-824: SW271	825-826: SW272
827-828: GND	829-830: SW273	831-832: SW274
833-834: GND	835-836: SW275	837-838: SW276
839-840: GND	841-842: SW277	843-844: SW278
845-846: GND	847-848: SW279	849-850: SW280
851-852: GND	853-854: SW281	855-856: SW282
857-858: GND	859-860: SW283	861-862: SW284
863-864: GND	865-866: SW285	867-868: SW286
869-870: GND	871-872: SW287	873-874: SW288
875-876: GND	877-878: SW289	879-880: SW290
881-882: GND	883-884: SW291	885-886: SW292
887-888: GND	889-890: SW293	891-892: SW294
893-894: GND	895-896: SW295	897-898: SW296
899-900: GND	901-902: SW297	903-904: SW298
905-906: GND	907-908: SW299	909-910: SW300
911-912: GND	913-914: SW301	915-916: SW302
917-918: GND	919-920: SW303	921-922: SW304
923-924: GND	925-926: SW305	927-928: SW306
929-930: GND	931-932: SW307	933-934: SW308
935-936: GND	937-938: SW309	939-940: SW310
941-942: GND	943-944: SW311	945-946: SW312
947-948: GND	949-950: SW313	951-952: SW314
953-954: GND	955-956: SW315	957-958: SW316
959-960: GND	961-962: SW317	963-964: SW318
965-966: GND	967-968: SW319	969-970: SW320
971-972: GND	973-974: SW321	975-976: SW322
977-978: GND	979-980: SW323	981-982: SW324
983-984: GND	985-986: SW325	987-988: SW326
989-990: GND	991-992: SW327	993-994: SW328
995-996: GND	997-998: SW329	999-1000: SW330

MIDWAY MFG. CO.
SCHEMATIC DRAWING
SUPER SOUND I/O
A06-9093-1-000
M051-00628-A014




- 1 L 800
- 2 L 800
- 3 L 800
- 4 +5V
- 5 +5V
- 6 +5V
- 7 NOT USED
- 8 NOT USED
- 9 NOT USED
- 10 NOT USED
- 11 NOT USED
- 12 NOT USED
- 13 NOT USED
- 14 NOT USED
- 15 NOT USED
- 16 NOT USED
- 17 NOT USED
- 18 NOT USED
- 19 NOT USED
- 20 NOT USED
- 21 NOT USED
- 22 NOT USED
- 23 NOT USED
- 24 NOT USED




IC	IC	IC	IC
1 L 800	1 L 800	1 L 800	1 L 800
2 L 800	2 L 800	2 L 800	2 L 800
3 L 800	3 L 800	3 L 800	3 L 800
4 +5V	4 +5V	4 +5V	4 +5V
5 +5V	5 +5V	5 +5V	5 +5V
6 +5V	6 +5V	6 +5V	6 +5V
7 NOT USED	7 NOT USED	7 NOT USED	7 NOT USED
8 NOT USED	8 NOT USED	8 NOT USED	8 NOT USED
9 NOT USED	9 NOT USED	9 NOT USED	9 NOT USED
10 NOT USED	10 NOT USED	10 NOT USED	10 NOT USED
11 NOT USED	11 NOT USED	11 NOT USED	11 NOT USED
12 NOT USED	12 NOT USED	12 NOT USED	12 NOT USED
13 NOT USED	13 NOT USED	13 NOT USED	13 NOT USED
14 NOT USED	14 NOT USED	14 NOT USED	14 NOT USED
15 NOT USED	15 NOT USED	15 NOT USED	15 NOT USED
16 NOT USED	16 NOT USED	16 NOT USED	16 NOT USED
17 NOT USED	17 NOT USED	17 NOT USED	17 NOT USED
18 NOT USED	18 NOT USED	18 NOT USED	18 NOT USED
19 NOT USED	19 NOT USED	19 NOT USED	19 NOT USED
20 NOT USED	20 NOT USED	20 NOT USED	20 NOT USED
21 NOT USED	21 NOT USED	21 NOT USED	21 NOT USED
22 NOT USED	22 NOT USED	22 NOT USED	22 NOT USED
23 NOT USED	23 NOT USED	23 NOT USED	23 NOT USED
24 NOT USED	24 NOT USED	24 NOT USED	24 NOT USED

PROJECT ENG. J. BOWEN
 SOLARFOX MIDWAY MFG. CO.
 CPU SCHEMATIC
 A062-9008-1000 MOSH0982-A006



QTY	PART	TEST	DESCRIPTION	QTY	PART	TEST	DESCRIPTION	QTY	PART	TEST	DESCRIPTION	QTY	PART	TEST	DESCRIPTION	QTY	PART	TEST	DESCRIPTION
1	L 600	25	IND	1	L 600	1	L 600	1	L 600	1	RES	1	RES	1	RES	1	RES	1	RES
2	+5V	26	WPT	2	A 600	2	A 600	2	L 600	2	L 600	2	L 600	2	L 600	2	L 600	2	L 600
3	L 600	27	WPT	3	L 600	3	L 600	3	L 600	3	L 600	3	L 600	3	L 600	3	L 600	3	L 600
4	+5V	28	WPT	4	+5V	4	+5V	4	+5V	4	+5V	4	+5V	4	+5V	4	+5V	4	+5V
5	+12V	29	WPT	5	WPT	5	WPT	5	WPT	5	WPT	5	WPT	5	WPT	5	WPT	5	WPT
6	R 10	30	WPT	6	+5V	6	+5V	6	+5V	6	+5V	6	+5V	6	+5V	6	+5V	6	+5V
7	+12V	31	WPT	7	R 10	7	R 10	7	R 10	7	R 10	7	R 10	7	R 10	7	R 10	7	R 10
8	VBAT1	32	WPT	8	R 10	8	R 10	8	R 10	8	R 10	8	R 10	8	R 10	8	R 10	8	R 10
9	WPT	33	WPT	9	R 10	9	R 10	9	R 10	9	R 10	9	R 10	9	R 10	9	R 10	9	R 10
10	WPT	34	WPT	10	R 10	10	R 10	10	R 10	10	R 10	10	R 10	10	R 10	10	R 10	10	R 10
11	WPT	35	WPT	11	R 10	11	R 10	11	R 10	11	R 10	11	R 10	11	R 10	11	R 10	11	R 10
12	WPT	36	WPT	12	R 10	12	R 10	12	R 10	12	R 10	12	R 10	12	R 10	12	R 10	12	R 10
13	WPT	37	WPT	13	R 10	13	R 10	13	R 10	13	R 10	13	R 10	13	R 10	13	R 10	13	R 10
14	WPT	38	WPT	14	R 10	14	R 10	14	R 10	14	R 10	14	R 10	14	R 10	14	R 10	14	R 10
15	WPT	39	WPT	15	R 10	15	R 10	15	R 10	15	R 10	15	R 10	15	R 10	15	R 10	15	R 10
16	WPT	40	WPT	16	R 10	16	R 10	16	R 10	16	R 10	16	R 10	16	R 10	16	R 10	16	R 10
17	VID 0	41	WPT	17	R 10	17	R 10	17	R 10	17	R 10	17	R 10	17	R 10	17	R 10	17	R 10
18	VID 1	42	WPT	18	R 10	18	R 10	18	R 10	18	R 10	18	R 10	18	R 10	18	R 10	18	R 10
19	VID 2	43	WPT	19	R 10	19	R 10	19	R 10	19	R 10	19	R 10	19	R 10	19	R 10	19	R 10
20	VID 3	44	WPT	20	R 10	20	R 10	20	R 10	20	R 10	20	R 10	20	R 10	20	R 10	20	R 10
21	WPT	45	WPT	21	R 10	21	R 10	21	R 10	21	R 10	21	R 10	21	R 10	21	R 10	21	R 10
22	WPT	46	WPT	22	R 10	22	R 10	22	R 10	22	R 10	22	R 10	22	R 10	22	R 10	22	R 10
23	WPT	47	WPT	23	R 10	23	R 10	23	R 10	23	R 10	23	R 10	23	R 10	23	R 10	23	R 10
24	WPT	48	WPT	24	R 10	24	R 10	24	R 10	24	R 10	24	R 10	24	R 10	24	R 10	24	R 10

PROJECT ENG. A QMSH
 FULL
 SUPER CPU SCHEMATIC DRAWING
 A082-0010-C000
 MIDWAY MFG. CO.
 MO51-00628-A008




- J 2 (24 PIN PDB CABLE)**
- 1 GND
 - 2 +5V
 - 3 +5V
 - 4 GND
 - 5 +5V
 - 6 GND
 - 7 +5V
 - 8 GND
 - 9 +5V
 - 10 GND
 - 11 +5V
 - 12 GND
 - 13 +5V
 - 14 GND
 - 15 +5V
 - 16 GND
 - 17 +5V
 - 18 GND
 - 19 +5V
 - 20 GND
 - 21 +5V
 - 22 GND
 - 23 +5V
 - 24 GND

- J 4 (24 PIN PDB CABLE)**
- 1 GND
 - 2 +5V
 - 3 +5V
 - 4 GND
 - 5 +5V
 - 6 GND
 - 7 +5V
 - 8 GND
 - 9 +5V
 - 10 GND
 - 11 +5V
 - 12 GND
 - 13 +5V
 - 14 GND
 - 15 +5V
 - 16 GND
 - 17 +5V
 - 18 GND
 - 19 +5V
 - 20 GND
 - 21 +5V
 - 22 GND
 - 23 +5V
 - 24 GND

- J 5 (24 PIN PDB CABLE)**
- 1 GND
 - 2 +5V
 - 3 +5V
 - 4 GND
 - 5 +5V
 - 6 GND
 - 7 +5V
 - 8 GND
 - 9 +5V
 - 10 GND
 - 11 +5V
 - 12 GND
 - 13 +5V
 - 14 GND
 - 15 +5V
 - 16 GND
 - 17 +5V
 - 18 GND
 - 19 +5V
 - 20 GND
 - 21 +5V
 - 22 GND
 - 23 +5V
 - 24 GND

- J 6 (24 PIN TEST CON. (COM.))**
- 1 GND
 - 2 +5V
 - 3 +5V
 - 4 GND
 - 5 +5V
 - 6 GND
 - 7 +5V
 - 8 GND
 - 9 +5V
 - 10 GND
 - 11 +5V
 - 12 GND
 - 13 +5V
 - 14 GND
 - 15 +5V
 - 16 GND
 - 17 +5V
 - 18 GND
 - 19 +5V
 - 20 GND
 - 21 +5V
 - 22 GND
 - 23 +5V
 - 24 GND




- NOTES:
1. A* - WHEN USED
 2. B* - BOTTOM TERMINAL
 3. S* - SIDE TERMINAL
 4. TS1-5 - TERMINAL BARRIER STRIP POSITIONS
 5. * - CHASSIS EARTH GND.
 6. (---) - ALTERNATE COLOR
 7. TERMINATION ON CAPACITOR POST
 8. NOT AVAILABLE ON MT-101A

POWER CHASSIS #125 VA
 115V. - 60 Hz.
 PART NO. A945-00020-0000
 DWG. NO. M051-00945-B037


BALLY / MIDWAY
 10601 W. BELMONT AVE.
 FRANKLIN PARK, IL. 60131

REV. (A)	INCREASED FUSE VALUES WAS 3 AMP - NOW 4 AMP ADDED PART NO. (U.L.)	MB 3-15-83
REV. (B)	INCREASED FUSE VALUE WAS 3 AMP - NOW 4 AMP	MB 3-24-83




MCR-42

PROJECT ENG: L. DEKKER		DESIGN BY: SATAN/PROLOW		MIDWAY MFG. CO.	
DO NOT SCALE DWG		FULL		FRANKLIN, ILL.	
5/3/82		POWER SUPPLY 125VA W/CKT SUPPORT A082-90412-0000		M051-00945-0007	




NOTE:
ALL RESISTORS ARE 1/4 W, 5%
UNLESS OTHERWISE NOTED.

PROJECT ENG: C. MEDNICK		USED ON JOURNEY		Bally / MIDWAY MFG. CO. FRANKLIN PK. ILL.
DO NOT SCALE DWG.		HEAT TREAT	SCALE FULL	
DIM. TOLERANCES UNLESS SPECIFIED	DRW. T.B.B.	MAT'L.	DUAL PWR AMP W/CASS INTERFACE	
CONCENTRICITY ± 0.005	CKD. / / / /	FINISH	SCHEMATIC DWG	
FRACTIONAL ± 0.005	DATE 04/07/83		A084-91496-B358	
DECIMAL ± 0.005			PART NO. M051-00358-B009	
HOLE DIA ± 0.02 0.00				



PROJECT ENG: JOHN BOYDSTON		USED ON KOZMIK KROOZ'R		Baby / MIDWAY MFG. CO. FRANKLIN PK. ILL.	
DO NOT SCALE DWG.		HEAT TREAT	SCALE FULL	NO. REQ'D 1 PER	
DIM. TOLERANCES UNLESS SPECIFIED		DRAW. C.C.	SCHEMATIC DWG, ANALOG JOYSTIC P.C.		PART NO.
CONCENTRICITY T.Y.R. 0.05		CED. QBB	A082-91458-E000		M051-00986-E024
FRACTIONAL 1/64		DATE 2/17/83	A084-91458-E000		
DECIMAL .005					
HOLE DIA. +.002-.000					



72 PIN TEST CONNECTOR

1	L GND	25	J40	49	WMI	1	L GND	1	A GND	1	L GND	1	N U	1	RED
2	+5V	26	J41	50	JNY	2	L GND	2	A GND	2	L GND	2	COL B	2	OR
3	L GND	27	J42	51	MB	3	L GND	3	RAP	3	L GND	3	COL I	3	GREEN
4	+5V	28	J43	52	JESRCK	4	+5V	4	R-VA	4	+5V	4	BUO	4	M U
5	+5V	29	J44	53	MB	5	+5V	5	R-VA	5	+5V	5	BUO	5	L GND
6	N U	30	J45	54	JNY	6	N U	6	R-VA	6	N U	6	BUO	6	BLUE
7	+5V	31	J46	55	JNY	7	+5V	7	R-VA	7	N U	7	R-VA	7	HA
8	V BATT	32	J47	56	JNY	8	N U	8	R-VA	8	N U	8	R-VA	8	KEY
9	+5V	33	J48	57	N U	9	N U	9	R-VA	9	N U	9	R-VA	9	HA
10	+5V	34	J49	58	JNY	10	N U	10	R-VA	10	N U	10	R-VA	10	HA
11	+5V	35	J50	59	JNY	11	N U	11	R-VA	11	N U	11	R-VA	11	HA
12	+5V	36	J51	60	JNY	12	N U	12	R-VA	12	N U	12	R-VA	12	HA
13	+5V	37	J52	61	VBLNK	13	R-VA	13	R-VA	13	R-VA	13	R-VA	13	HA
14	+5V	38	J53	62	N U	14	R-VA	14	R-VA	14	R-VA	14	R-VA	14	HA
15	+5V	39	J54	63	L GND	15	R-VA	15	R-VA	15	R-VA	15	R-VA	15	HA
16	+5V	40	J55	64	N U	16	R-VA	16	R-VA	16	R-VA	16	R-VA	16	HA
17	V DIO	41	J56	65	L GND	17	R-VA	17	R-VA	17	R-VA	17	R-VA	17	HA
18	V DIO	42	J57	66	GREEN	18	R-VA	18	R-VA	18	R-VA	18	R-VA	18	HA
19	V DIO	43	J58	67	L GND	19	R-VA	19	R-VA	19	R-VA	19	R-VA	19	HA
20	V DIO	44	J59	68	BLUE	20	R-VA	20	R-VA	20	R-VA	20	R-VA	20	HA
21	MOVE BUF	45	J60	69	L GND	21	R-VA	21	R-VA	21	R-VA	21	R-VA	21	HA
22	V DIO	46	J61	70	+5V	22	R-VA	22	R-VA	22	R-VA	22	R-VA	22	HA
23	INT3	47	J62	71	L GND	23	R-VA	23	R-VA	23	R-VA	23	R-VA	23	HA
24		48	J63	72	+5V	24	R-VA	24	R-VA	24	R-VA	24	R-VA	24	HA

NOTES:
 1. ANALOG
 2. EARTH
 3. L GND
 4. L GND
 5. L GND
 6. L GND
 7. L GND
 8. L GND
 9. L GND
 10. L GND
 11. L GND
 12. L GND
 13. L GND
 14. L GND
 15. L GND
 16. L GND
 17. L GND
 18. L GND
 19. L GND
 20. L GND
 21. L GND
 22. L GND
 23. L GND
 24. L GND

PROJECT: R. A. PLOUSSARD	DESIGNER: R. A. PLOUSSARD	DATE: 04/15/83	REV: 1
TITLE: SUPER CPU MCR 45	SCHEMATIC DWG	DATE: 04/15/83	REV: 1
DESIGNED BY: R. A. PLOUSSARD	CHECKED BY: J. J. JOURNEY	DATE: 04/15/83	REV: 1
PROJECT NO: M051-00304-0008	DATE: 04/15/83	REV: 1	DATE: 04/15/83