Supplemental Pod Information for 9100A/9105A Users



MANUAL UPDATE PACKAGE

ISSUE NO: 1

DATE: 2/89

This Manual Update Package contains information necessary to ensure the accuracy of the following manual:

MANUAL

Title:

Supplemental Pod Information for 9100A/9105A Users

Print Date: Rev. - Date:

July 1987 2, 3/88

PAGE EFFECTIVITY

Page No. Print Date

1 2/89

Supplemental Pod Information

	1802	POD	
--	------	-----	--

POD CONNECTION TO 9100 SERIES MAINFRAMES

Connect the pod cable with the 25-pin connector to the pod port on the side of the mainframe. The cable with the 9-pin connector is not used with 9100 Series products. Secure the connector using the slide locking collar.

All 9100 Series probe stimulus/response functions can be used for the UUTs with Vcc of 5V (the probe thresholds must be set to CMOS).

NOTE

The 9100 Series probe may be used as a measurement device for UUTs with Vcc greater than 5V if UUT logic low is below 0.8V. Again, the probe thresholds must be set to CMOS. If the probe is used in this manner, be aware that the thresholds of the probe do not match thresholds of typical CMOS devices when Vcc is above 5V. The output functions of the probe cannot be used for UUTs with Vcc greater than 5V.

Supplemental Pod Information

TABLE OF CONTENTS

	TITLE	PAGE	
Oper Pod	oduction	Int	roduction-2 roduction-4
1802	Pod	• • • • • • • • • • • •	1802-1
6502	Pod		6502-1
6800	Pod	· • • • • • • • • • • • • • • • • • • •	6800-1
6802	Pod		6802-1
6809	Pod		6809-1
6800	0 Pod	· • • • • • • • • • • • • • • • • • • •	68000-1
8080	Pod	• • • • • • • • • • • •	8080-1
8085	Pod	• • • • • • • • • • • •	8085-1
8048	Pod		8048-1
8051	Pod		8051-1
8086	Pod		8086-1
8088	Pod		8088-1
8018	6 Pod		80186-1
8018	8 Pod		80188-1
9900	Pod		9900-1
Z80	Pod		Z80-1
Z800	O Pod		Z8000-1

INTRODUCTION

Pods Supported

This manual provides information to support use of the Interface Pods listed below with 9100 series testers. The manual is a supplement to the Instruction Manual for each Pod.

1802	6502	6800	6802	6809	68000
8080	8085	8048	8051	8086	8088
80186	80188	9900	7.80	78000	

Multiple Databases per Pod

Many Fluke microprocessor interface pods support more than one microprocessor type. These pods fall into two types. The first type enters a mode depending upon the type of microprocessor installed in the pod and/or the configuration of switches on the pod. The second type of pod is general enough in its operation that it can emulate several processor types without knowing the specific type on the UUT.

The first type of pod reports to the mainframe which mode it is in and the mainframe automatically loads a database appropriate to that mode.

The mainframe also automatically loads a database for the second type of pod, but this may not be the database that enables the pod to most closely emulate the processor type. A keystroke method is available to choose a specific database. To do this, press the SETUP MENU key on the front panel of the 9100 series tester. Then select the POD NAME softkey. You can enter an alphanumeric value for the name of the database to be loaded and used with the pod that is installed. Further information about valid database names for each pod may be found in the sections for pods that support this feature.

OPERATOR'S INFORMATION

Reading the Database Version Number

Pod databases are disk files in the 9100 series Mainframe that contain information to determine the pod's interface to the rest of the system. To read the version number of the database from the front panel, press the SETUP, ->, and SOFT KEYS keys, the POD_NAME softkey, then the ENTER key. After a short disk operation, the front panel will display PODFILE = xxxxxx.# where xxxxxx is the pod database name and # is the revision level of that database.

Understanding 9100 Pod Self Test Return Codes

9100 series mainframe pod test algorithms are improved over those of 9000 series mainframes. Hence, the error codes returned by the 9100 series mainframes have different meanings. Table 1 details the steps that the 9100 takes in testing pods and their corresponding error codes.

NOTES FOR TABLE 1 (on next page):

- A = UUT power sensing circuit fault.
- B = Control line(s) cannot be driven.
- C = Address line(s) cannot be driven.
- D = Wrong data read.
- E = Data line(s) cannot be driven.
- F = Forcing or interrupt line buffer(s) or associated logic faulty.

maxdata = FF for 8-bit interface pods.

FFFF for 16-bit interface pods.

- N = the number of enableable lines in the pod.
- S = the number of address spaces in the pod.

Table 1. 9100 Pod Selftest Error Codes

ERROR CODE (DECIMAL)		 POSSIBLE FAULTS WHEN ACTION FAILS
0000 0001 0002 0003 0004		A, B, C, E B
0005 0006 0007 0008	Readspecial addr 0000F00F. Writespecial addr 00000001, data FFFFFFFE AND maxdata Writespecial addr 00000002, data FFFFFFFD AND maxdata Writespecial addr 00000004, data FFFFFFFB AND maxdata Writespecial addr 00000008, data FFFFFFF7 AND maxdata	A, B, C, E A, B, C, E
0010	Writespecial addr 00000010, data FFFFFFFF AND maxdata Writespecial addr 00000020, data FFFFFFDF AND maxdata Writespecial addr 00000040, data FFFFFFBF AND maxdata Writespecial addr 00000080, data FFFFFF7F AND maxdata	A, B, C, E A, B, C, E A, B, C, E
0035 0036 0037 0038	V V Writespecial addr 10000000, data EFFFFFFF AND maxdata Writespecial addr 20000000, data DFFFFFFF AND maxdata Writespecial addr 40000000, data BFFFFFFF AND maxdata Writespecial addr 80000000, data 7FFFFFFF AND maxdata Enable first pod enableable line.	A, B, C, E A, B, C, E
	Enable second pod enableable line.	F
0038+N	(N defined in NOTES on previous page) Write maxdata to high address of first address space. (N defined in NOTES on previous page) 	A, B, C, E
	Write maxdata to high address of last address space. (N and S defined in NOTES on previous page)	A, B, C, E
2002 2003 2004 2005 2006	Pod is not in selftest socket. Unexpected powerfail. No powerfail when expected. Pod not reporting ABORT when ABORT line toggled. Pod reporting ABORT unexpectedly. Pod drops dead unexpectedly. Pod gives error setting enableable lines. Pod gives error setting fault mask.	

POD CALIBRATION

Calibration is the process by which the internal delay lines in the I/O module and Probe are adjusted to correctly line up, in time, the clock and data signals. (Data, in this context, refers to the signal to be sampled, be it address, data, etc.) To calibrate an I/O Module or Probe to a pod, for a particular pod sync mode, the user is prompted to probe a signal on the UUT. A particular edge on that signal is found by adjusting the delay lines in the I/O module or Probe relative to the internal PODSYNC signal. Once the edge is found, an offset is applied to that edge to determine just where in time the I/O module or Probe will latch data.


This manual lists the calibration data for each pod and sync mode. Following is an example for the imaginary xyz pod showing how the data is listed in the manual, and how this data would apply to real waveforms.

EXAMPLE:

In the imaginary xyz pod, Address sync is to be calibrated to the rising edge of the ~ALE line. For this example, valid address is best captured when sampled 24ns before the rising edge of ~ALE. The data would appear in the manual like this:

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL 	
 ADDR 	~ALE	 RISING 	-24ns

The waveforms would look like this:



NOTE: In this manual, any active-low signal name starts with '~'.

If calibration is not performed, a default setting is used for tcal, (the location of the ~ALE signal relative to ~PODSYNC). The -24ns offset is applied to this setting. When calibration is performed, tcal is actually measured, and the default is replaced with the measured value. If the TL/1 function "getoffset" were executed after calibration, an offset of -24ns should be returned, (or a number near -24, reflecting the granularity of the hardware delay lines). If other offsets are desired, the TL/1 function "setoffset" can be used. See the description of setoffset and getoffset in the TL/1 documentation for exact syntax and details.

PROGRAMMER'S INFORMATION

Fault Masks

Faults raised during testing may be processed by fault handlers written in TL/1, or displayed on the front panel of the 9100 series mainframe. System fault names and arguments associated with those faults are listed in Appendix G of the TL/1 Reference Manual. Many of the faults listed there have an argument named mask, mask_tied, mask_low, or mask_high. The format of these masks is a character string of exactly 64 ones (1) and zeros (0). "X" can be used for "don't care" bits. The rightmost position in the character string represents the least significant bit (LSB) position of the data item with the fault. The leftmost position of the string represents bit 63 of the data item with the fault.

The format of TL/1 fault masks follows directly from the model of a microprocessor used by the 9100 system. Processor signal lines are divided into address, data, status, and control groups. The format of each mask type is as follows:

Address, Data:

Bit positions map starting from MSB to LSB of mask. Bits beyond the processor bus width are unused.

Status, Control: Bit positions map directly from the pod underside decal or from the Status and Control Line Bit Assignment table in the pod manual. Other bits are unused.

Exceptions to this general fault mask structure are covered in the sections for the 8048, 8051, 80186, and 80188 pods.

Because the mainframe generates different fault masks (Data, Address, Control, or Status) depending on the type of fault, the meaning associated with a particular position changes from type to type. For instance, in the 68000 pod, bit 1 can mean either "BR fault (for status faults), ~VMA fault (for control faults), data bit 1 fault (for data faults), or address bit 1 fault (for address faults), depending on what type of fault occurred.

Table 2 lists the TL/1 fault masks for the 68000 pod.

Table 2. Bit Positions for 68000 Pod Fault Masks

BIT POSITION	ADDRESS MASK	DATA MASK	STATUS MASK	CONTROL MASK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	AO A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17	D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 unused	THALT BR BGACK BERR RESET VPA DTACK PWR FAIL IPLO IPL1 IPL2 Intr vector note 1 note 2 unused	THALT THALT WMA BG unused RESET FCO FC1 FC2 LDS UDS WDS AS E unused . .
18 19 20 21 22 23 24 :	A18 A19 A20 A21 A22 A23 unused	. . . unused unused unused unused	. . . unused unused

NOTES:

- 1. Neither ~DTACK nor ~VPA asserted.
- 2. Both ~DTACK and ~VPA asserted.

When testing within a fault handler, often only a particular fault is of interest. To do this, the fault mask can be compared against a string of ones, zeros, and Xs. As an example, suppose that only bit 3 is of interest. The comparison might be done something like this:

testmask = "XXXXX ... XXX1XXX"
if (mask = testmask) then ...

where the one is in the fourth position from the right (bit 3). The Xs cause any other fault to be temporarily ignored in the comparison. Other individual faults can be tested by changing the testmask string.

Examples of Fault Masks

end EXAMPLE1

The following examples show how fault masks are used to handle specific types of faults.

EXAMPLE : Forcing Line Fault Handlers

```
handle pod_forcing_active ( mask )

declare string mask
! Turn off reporting of forcing line faults if one is reported.

if (mid str mask, from 62, length 1) = "1" then
    podsetup 'report forcing' "off"
    end if
end pod_forcing_active

read addr 0
```

EXAMPLE : Enableable Line Fault Handling

Each section in this manual contains information about the bit positions of the pod's enableable lines in the enableable line mask. Handling enableable line faults is exactly like handling other faults that use fault masks to report the bit position of the faulty line. For example, in the 6800 pod, there are three enableable lines; TSC in bit position 3, DBE in bit position 4, and "HALT in bit position 5 of the enableable line mask. The mask for a pod_timeout_enabled_line fault for this pod would be of the format:

where the X would contain a 1 if TSC caused a pod timeout and 0 otherwise. Y would contain a 1 if DBE caused a pod timeout, etc. A fault handler could test for which enableable line caused the timeout (as was done in EXAMPLE1).

Raising Built-in Faults from TL/1

TL/1 programs may raise system built-in faults. Information about system faults can be found in appendices G and H of the TL/1 Reference Manual. Raising built-in faults from a TL/1 program often requires that the fault mask format be passed as an argument to the fault statement. Care must be taken to ensure the mask is exactly 64 characters long. Program EXAMPLE2 shows how to raise a bus_data_low_tied fault on data line D4. Assuming no handlers for this fault exist in the calling chain for EXAMPLE2, the fault would report on the 9100 series front panel just as if the front panel BUSTEST found D4 tied low. Other built-in faults may be raised in the same manner.

program EXAMPLE2

declare string fift6 0s

- - ! The program somehow decides that D4 is tied low. A fault is
 - ! raised to indicate that fault.

! Raise the fault:

fault bus data low tied mask fift6 0s + "00010000"

- ! If no handlers for this fault are in the calling chain for
- ! EXAMPLE2, the 9100 series front panel will display:
- ! "data line D4 pin xx stuck low"
- ! The pin number xx in the fault message is pod-dependent.

end EXAMPLE2

Pod-Specific Setup Information

Some pods have setup information that is only used for that pod. The TL/1 manual describes the podsetup command and gives examples of the podsetup command that can be used with any pod.

There are differences between the way the podsetup command works with the general setups and pod-specific setups. The following examples using the podsetup command are for the Z8000 pod. See the Z8000 section of this manual for a list of the setups that are available for that pod.

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

```
program SETUP
   This program is a example of how to use the podsetup function
   with pod-specific setup arguments (example pod-specific setup
!
   information is from the Z8000 pod database).
   IMPORTANT NOTES:
       All character strings are case insensitive.
!
        Standard (not pod-specific) setups use syntax with single
        quoted arguments and double quoted values, eg.:
!
                podsetup 'report intr' "off"
       Pod specific setups either use a single single-quoted argument
       or a single-quoted argument followed by a non-quoted value:
                podsetup 'intr ack on'
•
                podsetup 'seg reg ds' $F800
!
                                ! Note, even though enableable status
                                ! lines ~BUSRQ, ~WAIT are
                                ! pod-specific, "enable" is not, so
                                ! these use the "built-in" syntax.
  podsetup 'enable ~busrq' "off"
  podsetup 'enable ~wait' "off"
                                ! These examples are all Z8000
                                ! pod-specific.
  podsetup 'trnsp rd high ad' $100F
  podsetup '~mo sig state active'
  podsetup 'refresh rate' $15
  podsetup 'refresh status active'
                                ! Note upper case works too.
  podsetup 'TRNSP RD HIGH AD' $100F
  podsetup '~MO SIG STATE ACTIVE'
  podsetup 'REFRESH RATE' $15
  podsetup 'REFRESH STATUS ACTIVE'
end SETUP
```

 1802	POD	

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS AVAILABLE

The following pod address space options are available.

SPACE

MEMORY

I/0

POD-SPECIFIC SETUP INFORMATION

POD SETUP	RANGE/KEY	DEFAULT	POD MANUAL REFERENCE
DMA_TRAP key QLINE key	ON/OFF	ON	See Section 4-21 and Tbl 4-2
	ON/OFF	OFF	See Table 4-2

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

CLR_MBIO This program clears Multi-Bank I/O mode operation. For further information, see Section 4-19 and Table 4-2 in the 1802 pod manual.

Arguments: None.

Faults : None.

Returns : Nothing.

DMA_IND This program returns the data from the most recent DMA IN operation, resets the DMA IN flag, and re-enables DMA operations. For more information, see Section 4-21 and Table 4-2 in the 1802 pod manual.

Arguments: None.

Faults: None.

Returns : The data from the most recent DMA $\,$ IN operation that was

trapped by the pod.

DMA_OUTD This program returns the data from the most recent DMA OUT operation, resets the DMA OUT flag, and re-enables DMA operations. For more information, see Section 4-21 and Table 4-2 in the 1802 pod manual.

Arguments: None.

Faults: None.

Returns: The data from the most recent DMA OUT operation that was trapped by the pod.

QWK_IO_R This program returns the data present at the passed I/O port number and places the pod in Quick Looping Read mode at that I/O port. For further information, see Section 4-15 through 4-20 and Table 4-2 of the 1802 pod manual.

Arguments: PORT - The port number at which the Quick Looping Read is to be performed. PORT may take values from 1 through 7.

Faults: test aborted

reason "Illegal port number".
The value of the PORT argument does not conform to the restrictions detailed above.

Returns: The data found at the passed port during the first cycle of the Quick Looping Read.

QWK_IO_W This program repeatedly writes the passed data to the passed I/O port number. For further information, see Section 4-15 through Section 4-20 and Table 4-2 in the 1802 pod manual.

Arguments: PORT - The port number at which the Quick Looping Read is to be performed. PORT may take values from 1 through 7.

DATA - The data that is to be written to the above I/O port. Any number between O and FF is a legal value for this argument.

Faults: test aborted

reason "Illegal port number".
The value of the PORT argument does not conform to the restrictions detailed above.

reason "Illegal data".

The value of the DATA argument does not conform to the restrictions detailed above.

Returns: Nothing.

QWK_RD This program places the pod in Quick Looping read mode at the passed address. For further information about Quick Looping read mode, see Section 4-15 of the 1802 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Any number between 0 and FFFF is a legal value for this argument.

Faults: test aborted

reason "Illegal address".
The ADDR argument does not conform to the specification detailed above.

Returns: The byte that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

QWK_WR This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, see Section 4-15 of the 1802 pod manual.

Arguments: ADDR - The address at which to perform the quick-looping write. Any number between 0 and FFFF is a legal value for this argument.

DATA - The data that is to be written to the address specified by the ADDR argument. Any number between 0 and FF is a legal value for this argument.

Faults: test aborted

reason "Illegal address".
The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data".
The value of DATA does not conform to the restrictions detailed above.

Returns : Nothing.

RD_DMAR This program returns the current DMA register contents (16 bits). For further information, see Section 4-21 and Table 4-2 in the 1802 pod manual.

Arguments: None.

Faults: None.

Returns: The 16 bit-wide contents of the DMA register.

RD_TRV This program returns the current value of the I/O transfer vector (16 bits). For further information, see Section 4-16 through Section 4-20 and Table 4-2 in the 1802 pod manual.

Arguments : None.

Faults: None.

Returns: The 16 bit-wide value of the I/O transfer vector.

SET_DMAR This program sets the DMA register contents to the passed ADDR and writes the passed DATA to that address. For further information, see Section 4-21 and Table 4-2 in the 1802 pod manual.

Arguments: ADDR - This is the value to be loaded in the DMA register and the address to which the passed data will be written. This argument will take any value from 0 to FFFF.

DATA - This is the data to be written to the above address. Valid values for this argument are any number between 0 and FF.

Faults: test aborted

reason "Illegal address". The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data". The value of DATA does not conform to the restrictions detailed above.

Returns: Nothing.

SET_MBIO This program sets up Multi-Bank I/O mode. After use of this program, every I/O operation will be preceded by a write of the passed DATA to the passed PORT. For further information, see Section 4-19 and Table 4-2 in the 1802 pod manual.

Arguments: PORT - This is the port that the bank selection data will be written to before each I/O operation.

Any number between 1 and 7 is a legal value for this argument.

DATA - The data to be written to the above port before each I/O operation. Any number between 0 and FF is a legal value for this argument.

Faults: test aborted

reason "Illegal port number".
The value of PORT does not conform to the restrictions detailed above.

reason "Illegal data".
The value of DATA does not conform to the restrictions detailed above.

Returns: Nothing.

SET_TRV This program sets the I/O transfer vector to the value of the passed argument. For further information, see Section 4-16 through 4-20 and Table 4-2 in the 1802 pod manual.

Arguments: VECTOR - The value that is to be the new I/O transfer vector. Any number between O and FFFF is a legal value for this argument.

Faults : test_aborted

reason "Illegal vector".

The value of VECTOR does not conform to the restrictions detailed above.

Returns : Nothing.

WR_DMA_V This program writes the passed data to the address the DMA register points to. For further information, see Section 4-21 and Table 4-2 in the 1802 pod manual.

Arguments: DATA - The value to be written to the address the DMA register points to. Any number between 0 and FF is a legal value for this argument.

Faults: test aborted

reason "Illegal data".
The value of DATA does not conform to the restrictions placed above.

Returns: Nothing.

SYNC MODES

NAME	MNEMONIC	CODE
DMA Address Sync DMA Data Sync Address Sync Data Sync	DMA_ADDR DMA_DATA ADDR DATA	O 1 A D

POD SYNC CALIBRATION DATA

SYNC MODE	UUT SIGNAL	 EDGE OF SIGNAL 	OFFSET FROM EDGE
 ADDR DATA DMA_ADDR DMA_DATA	TPA TPB TPA TPB	 FALLING FALLING FALLING FALLING	-45ns -45ns -45ns -45ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod timeout enabled line fault mask.

	BIT POSITION	MNEMONIC
~WAIT 	bit 4	~WAIT

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod_addr_tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled line

Fault Conditions Using the Control Mask

pod_control_tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 6502 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS

Only the following pod address space option is available.

SPACE

MEMORY

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NONE

POD SYNC MODES

The 6502 pod always runs in a single sync mode that is sufficient for both data and address sync. However, two sync modes are provided to allow for independent calibration of the ~PODSYNC signal to the appropriate UUT signal.

NAME	 MNEMONIC 	 CODE
 Address Sync Data Sync 	 ADDR DATA 	A D

POD SYNC CALIBRATION DATA

SYNC MODE	UUT SIGNAL	EDGE OF SIGNAL	OFFSET FROM EDGE
 ADDR DATA 	CLK2	FALLING FALLING	-60ns -10ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled line fault mask.

NAME -	BIT POSITION	 MNEMONIC
READY	bit 5	RDY

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled_line

Fault Conditions Using the Control Mask

pod control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

 6800	POD	
0000	LOD	

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS

Only the following pod address space option is available.

SPACE

MEMORY

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NONE

POD SYNC MODES

The 6800 pod always runs in a single sync mode that is sufficient for both data and address sync. However, two sync modes are provided to allow for independent calibration of the PODSYNC signal to the appropriate UUT signal.

 NAME 	MNEMONIC	CODE
 Address Sync Data Sync 	ADDR DATA	 A D

POD SYNC CALIBRATION DATA

SYNC MODE	UUT SIGNAL	 EDGE OF SIGNAL 	OFFSET FROM EDGE
 ADDR DATA 	PH2 PH2	 FALLING FALLING 	-25ns -25ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled_line fault mask.

NAME	BIT POSITION	 MNEMONIC
THREE STATE CONTROL	bit 3	TSC
DATA BUS ENABLE	bit 4	DBE
~HALT	bit 5	HALT

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod data tied

Fault Conditions Using the Address Mask

pod addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout enabled line

Fault Conditions Using the Control Mask

pod control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

 6802	POD	
OOOL	LUD	

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS AVAILABLE

Only the following pod address space option is available.

SPACE

MEMORY

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NONE

POD SYNC MODES

The 6802 pod always runs in a single sync mode that is sufficient for both data and address sync. However, two sync modes are provided to allow for independent calibration of the PODSYNC signal to the appropriate UUT signal.

NAME	MNEMONIC	CODE
 Address Sync Data Sync 	ADDR DATA	A D

POD SYNC CALIBRATION DATA

SYNC MODE	UUT SIGNAL	 EDGE OF SIGNAL 	
ADDR DATA	E E	 FALLING FALLING 	-30ns -30ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod timeout enabled line fault mask.

	NAME	BIT POSITION	 MNEMONIC
1	MEMORY READY	bit 4	MR
	~HALT	bit 5	~HALT

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod data tied

Fault Conditions Using the Address Mask

pod addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled_line

Fault Conditions Using the Control Mask

pod control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 6809 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

MULTIPLE DATABASES

The 6809 pod has two modes, the 6809 mode and the 6809E mode. There is a database provided to support each of the two operational modes of this pod. The 9100 automatically detects which type of UUT is being used and loads the appropriate database for that UUT. In the following description, any differences between the databases are noted.

ADDRESS SPACE OPTIONS AVAILABLE

Only the following pod address space option is available.

SPACE

MEMORY

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

QWK_RD This program may be used to put the pod in Quick Looping read mode at the address specified by the argument. For further information about Quick Looping read mode, see Section 4-4 of the 6809 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Any number between 0 and FFFF

is a legal value for this argument.

10 d regal value for only diguil

Faults: test aborted

reason "Illegal address".

The ADDR argument has a value greater than FFFF.

Returns : The value that is found at the address specified by the argument during the first UUT access of the Quick

Looping read mode.

QWK_WR

This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, refer to Section 4-4 of the 6809 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping write. Any number between 0 and FFFF is a legal value for this argument.

DATA - The data that is to be written to the address specified by the ADDR argument. Any number between 0 and FF is a legal value for this argument.

Faults: test aborted

reason "Illegal address". The ADDR argument has a value greater than FFFF.

reason "Illegal data".
The DATA argument has a value greater than FF.

Returns : Nothing.

POD SYNC MODES

The 6809 pod always runs in a single sync mode that is sufficient for both data and address sync. However, two sync modes are provided to allow for independent calibration of the PODSYNC signal to the appropriate UUT signal.

 NAME 	MNEMONIC	CODE
 Address Sync Data Sync 	ADDR DATA	A D

POD SYNC CALIBRATION DATA

The 6809 and 6809E modes both have the same calibration data.

SYNC MODE	UUT SIGNAL	 EDGE OF SIGNAL 	OFFSET FROM EDGE
 ADDR DATA 	E E	 FALLING FALLING 	-15ns -15ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout enabled line fault mask.

6809 Mode:

NAME	 BIT POSITION 	 MNEMONIC
 ~HALT ~DMA MEMORY READY 	bit 1 bit 4 bit 5	~HALT ~DMA MR

6809E Mode:

NAME 	BIT POSITION	 MNEMONIC
THREE STATE CONTROL THALT	bit 0 bit 1	TSC HALT

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod_addr_tied

Fault Conditions Using the Status Mask


pod_forcing_active
pod_interrupt_active
pod_timeout enabled line

Fault Conditions Using the Control Mask

pod_control_tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power



NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

MULTIPLE DATABASES

The 68000 pod operates with the DIP, PGA, PLCC, and Quad Pack versions of the microprocessor. In order to support the package variations, three databases are required to support the pod. Like other pods, the 68000 pod assumes a particular package type is being used. Because of this, the user must enter the name of the required database into the 9100 series mainframe if the database for a package type other other than the default is desired.

Use the following databases with the corresponding package types.

 PACKAGE TYPE	 DATABASE TO USE 	
DIP PGA LCC/PLCC Quad Pack	68000 (default) 68000P 68000L 68000L	

To load the database for the PGA, LCC/PLCC, or Quad Pack package styles, you must press the SETUP MENU key, then the \rightarrow key, then the SOFT KEYS key. Then the POD NAME softkey must be pressed, followed by the \rightarrow key. Now you may type the name of the desired database (68000, 68000L, or 68000P) and press the ENTER key. After a short disk operation the new database will be loaded.

The 68000 database comes up when the 68000 pod is plugged into the 9100 series mainframe because the pod reports the name 68000. If you wish to change the default startup database for the 68000 pod, you may copy the desired library over the 68000 library (be sure NOT to do this to the Distribution disks). Since the 9100 looks in the 68000 library when starting up the 68000 pod, whatever is present in that library is used as the startup database. Copying over the default removes the need to go through the steps in the previous paragraph every time the mainframe is reset.

POD ADDRESS SPACE OPTIONS

The following pod address space options are available.

	SPACE	 SIZE
-		
1	SUPPROG	WORD
	SUPPROG	BYTE
	USRPROG	WORD
1	USRPROG	BYTE
1	SUPDATA	WORD
1	SUPDATA	BYTE
1	USRDATA	WORD
1	USRDATA	BYTE
1		

POD-SPECIFIC SETUP INFORMATION

POD SETUP	RANGE/KEY	 DEFAULT 	 POD MANUAL REFERENCE
DFLT_FC STANDBY n DFLT_FC STANDARD n DFLT_FC DEFAULT n	O-FFFF O-7 O-7 O-7 O-FFFF O-FFFF O-FFFF O-FFFF	A FFFF FFF O 6 6 6 FFFF 4000 0000 4000 0000	See Section 4-32 See Section 4-44 See Section 4-45 See Section 4-30 See Section 4-36 See Section 4-34 See Section 4-38 See Section 4-35 See Section 4-37 See Section 4-47 See Section 4-47 See Section 4-48 See Section 4-49

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

FRC_INT This program forces the execution of an interrupt acknowledge routine at the passed Interrupt Priority Level.

Arguments: IPL - The interrupt priority level of the interrupt acknowledge cycle that is to be simulated. IPL may have any value from 1 to 7.

Faults: test aborted

reason "Illegal argument".

The value of IPL does not conform to the

requirements detailed above.

Returns: Nothing.

FRC_RINT This program forces continuous execution of the an interrupt acknowledge routine at the passed Interrupt Priority Level.

Arguments: IPL - The interrupt priority level of the interrupt

acknowledge cycle that is to be simulated.

IPL may have any value from 1-7.

Faults: test aborted

reason "Illegal argument".

The value of IPL does not conform to the

requirements detailed above.

Returns: Nothing.

QWK_RAM

This program embodies all of the functions of the 68000 pod Quick RAM test. For further information about the usage of the Quick RAM test, see Section 4-22 of the 68000 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_RAM TL/1 program is that the TL/1 program only allows the Quick RAM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick RAM test. ADDR may be any numeric value between 0 and FFFFFF. ADDR's value may not be odd if the mainframe is in a WORD address space.

UPTO - This is the ending address of the Quick RAM test. UPTO may be any numeric value between 0 and FFFFFF. UPTO's value must be greater than that of ADDR and may not be odd if the mainframe is in a WORD address space.

ADDRSTEP - This is the address increment for the Quick RAM test. If ADDRSTEP has the value zero, the Quick RAM test will default to a two byte address increment. ADDRSTEP must be even if the mainframe is in a WORD address space and may not be greater than F (15 decimal).

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal address increment". The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick RAM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found". The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test_failed

See the 9100-Series TL/1 Reference Manual for a list of the RAM Test Fault Conditions.

Returns: Nothing.

QWK_RD This program places the pod in Quick Looping read mode at the passed address. For further information about Quick Looping read mode, see Section 4-21 of the 68000 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Any number between 0 and FEFFFF is a legal value for this argument. ADDR's value must be even if the mainframe is ir a WORD address space.

Faults: test aborted

reason "Illegal address". The ADDR argument does not conform to the specification detailed above.

reason "Space not found". The address space that the mainframe is in as not known by the program. This fault should never be raised in normal operation.

Returns: The value that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

QWK ROM

This program embodies all of the functions of the 68000 pod Quick ROM test. For further information about the usage of the Quick ROM test, see Section 4-23 of the 68000 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_ROM TL/1 program is that the TL/1 program only allows the Quick ROM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick ROM test. ADDR may be any numeric value between 0 and FFFFFF. ADDR's value may not be odd if the mainframe is in a WORD address space.

UPTO - This is the ending address of the Quick ROM test. UPTO may be any numeric value between 0 and FFFFFF. UPTO's value must be greater than that of ADDR and may not be odd if the mainframe is in a WORD address space.

ADDRSTEP - This is the address increment for the Quick ROM test. If ADDRSTEP has the value zero, the Quick ROM test will default to a two byte address increment. ADDRSTEP must be even if the mainframe is in a WORD address space and may not be greater than F (15 decimal).

Faults : test_aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal address increment". The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick ROM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Inactive bits detected".

Some set of bits has been determined to be inactive.

Slots:

Returns: A checksum of the area of memory that was tested. This checksum is unrelated to the checksum that is generated by the regular ROM test.

QWK_WR This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, see Section 4-21 of the 68000 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping write. Any number between 0 and FFFFFF is a legal value for this argument.

ADDR's value must be even if the mainframe is in a WORD address space.

DATA - The data that is to be written to the address specified by the ADDR argument. Legal values for this argument are any number between 0 and FF if the mainframe is in a BYTE address space or any number between 0 and FFFF in a WORD address space.

Faults : test_aborted

reason "Illegal address". The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data".
The value of DATA does not conform to the restrictions detailed above.

reason "Space not found". The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns : Nothing.

RD NOARM This program returns the most recent interrupt type information from the pod without re-enabling interrupts. For further information, refer to Section 4-28 of the 68000 pod manual.

Arguments: None.

Faults: None.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle. For help interpreting the return value, see Section 4-28 in the 68000 pod manual.

RD REARM

This program returns the most recent interrupt type information from the pod and re-enables interrupts. For further information, consult Section 4-29 of the 68000 pod manual.

Arguments: None.

Faults: None.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle. For help interpreting the return value, see Section 4-28 in the 68000 pod manual.

UUT RST

Execution of this program causes the pod to execute a RESET instruction, forcing the RESET line low for 124 clock cycles.

Arguments : None.

Faults: None.

Returns: Nothing.

POD SYNC MODES

 NAME 	 MNEMONIC 	CODE
Interrupt Sync	INTA	1
Address Sync	ADDR	A
Data Sync	DATA	D

POD SYNC CALIBRATION DATA

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL 	OPPSET FROM EDGE
 ADDR DATA INTA 	~AS ~AS ~AS ~AS	 RISING RISING RISING	-40ns -15ns -15ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled line fault mask.

NAME	BIT POSITION	 MNEMONIC
~HALT	bit 0 bit 1 bit 3	 ~HALT ~BR/~BG INTR

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod_addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled line

Fault Conditions Using the Control Mask

pod control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

8080	POD	

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS AVAILABLE

The following pod address space options are available.

SPACE

MEMORY

I/0

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NONE

SYNC MODES

The 8080 pod always runs in a single sync mode that is sufficient for both data and address sync. However, two sync modes names are provided to allow for independent calibration of the PODSYNC signal to the appropriate UUT signal.

 NAME 	MNEMONIC	CODE
Address Sync Data Sync 	ADDR DATA	A D L

POD SYNC CALIBRATION DATA

			OFFSET FROM EDGE
SYNC MODE	UUT SIGNAL	EDGE OF SIGNAL	
 ADDR DATA 	DBIN DBIN	FALLING FALLING	-90ns -90ns

POD SYNC CALIBRATION DATA

SYNC MODE	UUT SIGNAL	 EDGE OF SIGNAL 	OFFSET FROM EDGE
 ADDR DATA 	DBIN DBIN	FALLING FALLING	-90ns -90ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled line fault mask.

 NAME	BIT POSITION	 MNEMONIC
READY HOLD	bit 4 bit 5	READY HOLD

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from $\mathop{\mathrm{pod}}\nolimits$ operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod_addr_tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout enabled line

Fault Conditions Using the Control Mask

pod_control_tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 8085 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS

The following pod address space options are available.

SPACE

MEMORY

I/0

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NONE

POD SYNC MODES

 	NAME	 MNEMONIC 	 CC)DE
	ddress Sync ata Sync	 ADDR DATA 		A D

POD SYNC CALIBRATION DATA

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL 	
 ADDR DATA 	ALE ~RD 	 FALLING RISING	

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod timeout enabled line fault mask.

 NAME 	BIT POSITION	 MNEMONIC
READY	bit O	READY
HOLD	bit 1	HOLD

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout enabled line

Fault Conditions Using the Control Mask

pod control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 8048 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

MULTIPLE DATABASES

The 8048 pod requires multiple databases to function properly with the many different microcomputers that the pod supports. The four pod-reported names described in the pod manual each correspond to a separate database/program set in 9100 series mainframes. The pod-reported names and their 9100 series equivalents are:

 POD-REPORTED NAME 	9100 SERIES DATABASE NAME
'35/48	3548
'39/49	3949
'40/50	4050
8041	8041

9100 series mainframes are able to use the pod-reported name to load the appropriate database. Important differences among the databases are noted in the Section below.

POD ADDRESS SPACE OPTIONS AVAILABLE

The following pod address space options are available.

3548, 3949, and 4050 Databases:

SPACE	 RAMTYPE 	PORTTYPE
 PROGRAM DATA DATA POD_RAM I/O I/O	 INT_MPU EXT_UUT 	

8041 Database:


1	SPACE	PORTTYPE
-	INT_RAM POD_RAM	PORT
	I/O	EXP_PORT

POD DATA SIGNAL DEFINITIONS FOR FAULT MAPPING

The following describes the non-standard mapping of specific 8048 pod data signals to fault masks for the purpose of invoking built-in 9100 fault handlers or raising built-in 9100 fault messages. In the format examples which follow bits labeled "0" are not used in the mapping but must be "0" regardless. Those labeled "X" correspond to mapped signals and are set to "0" to specify "no fault" or to "1" when a fault is to be reported.

Address Signal Mapping to Fault Masks (8041 Mode Only)

Address signal fault mask format:



Address signal fault mask bit assignments:

MASK BIT	 POD SIGNAL 	 8041 PIN NO.
0 : 7	 unused 	
8 9 10 11	P20 P21 P22 P23	21 22 23 24
12 : 63	unused	

Data Signal Mapping to Fault Masks (8048 and 8041 Modes)

Data signal fault mask format:

Data signal fault mask bit assignments:

MASK BIT	 POD SIGNAL 	 PROCESSOR PIN NO.
0	DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 P10 P11 P12 P13 P14 P15 P16 P17 P20 P21 P22 P23 P24 P25 P26 P27 unused	12 13 14 15 16 17 18 19 27 28 29 30 31 32 33 34 21 22 23 24 35 36 37 38

POD-SPECIFIC SETUP INFORMATION

3548, 3949, and 4050 Databases:

POD SETUP	RANGE/KEY	DEFAULT	 POD MANUAL REFERENCE 	
 TO_LINE key 	INPUT/CLK_OUT	INPUT	 See Section 4-17 	1

8041 Database:

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

QWK_RD This program may be used to put the pod in Quick Looping read mode at the address specified by the argument. For further information about Quick Looping read mode, see the 8048 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Legal values for this argument are:

3548, 3949, 4050 Modes:

PROGRAM Space - 0 through FFF.

DATA EXT_UUT Space - 0 through FF.

I/O PORT - 0 through 2.

I/O EXP_PORT Space - 4 through 7.

8041 Mode:

I/O PORT - 0 through 2.

I/O EXP_PORT Space - 4 through 7.

Faults: test aborted

reason "Illegal address".

The ADDR argument does not conform to the

restrictions placed above.

reason "Illegal space".

The current address space is not legal for

this test.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: The value that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, refer to the 8048 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Legal values for this argument are:

3548, 3949, 4050 Modes:

DATA EXT_UUT Space - 0 through FF.

I/O PORT - 0 through 2.

I/O EXP_PORT Space - 4 through 7.

8041 Mode:

I/O PORT - 0 through 2. I/O EXP PORT Space - 4 through 7.

DATA - The data that is to be written to the address specified by the ADDR argument. Any number between 0 and FF is a legal value for this argument (0 - F for I/O EXP PORT space).

Faults: test aborted

reason "Illegal address". The ADDR argument does not conform to the restrictions placed above.

reason "Illegal data". The DATA argument does not conform to the restrictions placed above.

reason "Illegal space". The current address space is not legal for this test.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: Nothing.

SYNC MODES

NAME	 MNEMONIC 	 CODE
 Address Sync Data Sync 	 ADDR DATA 	 A D

POD SYNC CALIBRATION DATA

All 8048 pod modes have the same calibration data.

SYNC MODE			
	UUT SIGNAL	EDGE OF SIGNAL	OFFSET FROM EDGE
ADDR	ALE	FALLING	-45ns
DATA	~RD*	RISING	-45ns
* PROG signal is used in 8041 mode.			

ENABLEABLE LINES

NONE

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod data tied

Fault Conditions Using the Address Mask

pod addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout enabled line

Fault Conditions Using the Control Mask

pod control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 8051 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

MULTIPLE DATABASES

The 8051 pod requires multiple databases to function properly with the many different microcomputers that the pod supports. The three pod-reported names described in the pod manual each correspond to a separate database/program set in 9100 series mainframes. The pod-reported names and their 9100 series equivalents are:

 POD-REPORTED NAME 	9100 SERIES DATABASE NAME
8031	8031
8051	8051
8051X	8051X

9100 series mainframes are able to use the pod-reported name to load the appropriate database. Important differences among the databases are noted in the Section below.

POD ADDRESS SPACE OPTIONS AVAILABLE

The following pod address space options are available.

SPACE	 BIT_TYPE 	 BIT_REG
EXT_PRG EXTDAT16 EXT_DAT8 INT_DAT SFR_REG BIT	FLAG FLAG REGISTER REGIST	PO P1 P2 P3 TCON SMOD IE IP PSW

POD ADDRESS SPACE OPTIONS AVAILABLE (CONT)


 SPACE 	BIT_TYPE	BIT_REG
 BIT BIT INT_PRG 	 REGISTER REGISTER 	ACC B

POD DATA SIGNAL DEFINITIONS FOR FAULT MAPPING

The following describes the non-standard mapping of specific 8051 pod data signals to fault masks for the purpose of invoking built-in 9100 fault handlers or raising built-in 9100 fault messages. In the format example which follows, bits labeled "0" are not used in the mapping but must be "0" regardless. Those labeled "X" correspond to mapped signals and are set to "0" to specify "no fault" or to "1" when a fault is to be reported.

DATA SIGNAL MAPPING TO FAULT MASKS

Data signal fault mask format:



Data signal fault mask bit assignments:

MASK BIT	 POD SIGNAL 	8051 PIN NO.
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14	ADO AD1 AD2 AD3 AD4 AD5 AD6 AD7 P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6	39 38 37 36 35 34 33 32 1 2 3 4 5 6

MASK BIT	POD SIGNAL	 8051 PIN NO.
15	P1.7 P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7 P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7	8 21 22 23 24 25 26 27 28 10 11 12 13 14 15 16 17 39 38 37 36 35 34 33 32 4
: 63 	unused 	

POD-SPECIFIC SETUP INFORMATION

POD SETUP	RANGE/KEY	 DEFAULT 	POD MANUAL REFERENCE
REFRESH key ERRMASK CONTROL nn ERRMASK FORCING nn SW_MASK P3.2 key SW_MASK P3.3 key SW_DATA P3.2 key SW_DATA P3.2 key	ON/OFF O-FF O-FF SWITCH, OVERRIDE SWITCH, OVERRIDE I/O, INTO I/O, INT1	 OFF FF FF SWITCH SWITCH I/O I/O	See Section 4-38 See Section 4-27 See Section 4-28 See Section 4-39 See Section 4-39 See Section 4-39 See Section 4-39 See Section 4-39

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

QWK_FILL This program embodies all of the functions of the 8051 pod Quick Fill and Verify test. For further information about the usage of the Quick Fill and Verify test, see Section 4-45 of the 8051 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_FILL TL/1 program is that the TL/1 program only allows the Quick Fill and Verify test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick Fill test. The allowed range of values for ADDR is address-space dependent. The following are allowed values:

EXTDAT16 Space - 0 through FFF.

EXT_DAT8 Space - 0 through FF.

INT_DAT Space - 0 through FF.

UPTO - This is the ending address of the Quick Fill
 test. The allowed range of values for UPTO is
 address-space dependent. The following are
 allowed values:

EXTDAT16 Space - 0 through FFFF.

EXT_DAT8 Space - 0 through FF.

INT_DAT Space - 0 through FF.

UPTO's value must be greater than that of ADDR.

- DATA This is the data that is to be verified or written by the Quick Fill test. DATA may be any numeric value between 0 and FF.
- ADDRSTEP This is the address increment for the Quick Fill test. If ADDRSTEP has the value zero, the Quick Fill test will default to a one byte address increment. ADDRSTEP must not be greater than F.
- FUNCTION This determines whether the Quick Fill program performs a Quick RAM Fill, a Quick Pattern Verify, or both a Quick RAM Fill and a Quick Pattern Verify. The values 1, 2, and 3 specify the test type, respectively. All other values are illegal.

Faults : test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick FILL program and should never be seen in normal operation.

reason "Illegal address increment".
The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data".
The value of the DATA argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick FILL program and should never be seen in normal operation.

reason "Illegal function type".
The value of the FUNCTION argument does not conform to the restrictions detailed above.

reason "Illegal space". The current address space is not legal for this test.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "Illegal data".
The value of the DATA argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick FILL test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Data does not match".

The data written does not match the data read back during the verify cycle.

Slots:

uut_address - The address at which the

fault occurred.

data_expected - The data that was expected.
data_read - The data that was read.

Returns: Nothing.

QWK RAM

This program embodies all of the functions of the 8051 pod Quick RAM test. For further information about the usage of the Quick RAM test, see Section 4-43 of the 8051 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_RAM TL/1 program is that the TL/1 program only allows the Quick RAM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick RAM test. The allowed range of values for ADDR is address-space dependent. The following are allowed values:

EXTDAT16 Space - 0 through FFFF. EXT_DAT8 Space - 0 through FF. INT_DAT Space - 0 through FF.

UPTO - This is the ending address of the Quick RAM
 test. The allowed range of values for UPTO is
 address-space dependent. The following are
 allowed values:

EXTDAT16 Space - 0 through FFFF.

EXT_DAT8 Space - 0 through FF.

INT_DAT Space - 0 through FF.

UPTO's value must be greater than that of ADDR.

ADDRSTEP - This is the address increment for the Quick RAM test. If ADDRSTEP has the value zero, the Quick RAM test will default to a one byte address increment. ADDRSTEP must be no more than F.

FUNCTION - This determines whether the Quick RAM program performs a Quick RAM test, or a Quick Pattern Verify. The values 1 and 2 are the test type, respectively. All other values are illegal.

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal address increment".
The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal function type".
The value of the FUNCTION argument does not conform to the restrictions detailed above.

reason "Illegal space". The current address space is not legal for this test.

reason "Illegal start address".

The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick RAM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

See the 9100-Series TL/1 Reference Manual for a list of the RAM Test Fault Conditions.

Returns: Nothing.

QWK_RD This program places the pod in Quick Looping read mode at the passed address. For further information about Quick Looping read mode, see Section 4-17 of the 8051 pod manual.

Arguments: ADDR - The address at which to perform the Quick
Looping read. The allowed range of values for
ADDR is address-space dependent. The
following are allowed values:

EXT_PRG Space - 0 through FFFF.

EXTDAT16 Space - 0 through FFFF.

EXT_DAT8 Space - 0 through FF.

Faults : test_aborted

reason "Illegal address".
The ADDR argument does not conform to the specification detailed above.

reason "Illegal space". The current address space is not legal for this test.

reason "Space not found". The address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: The value that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

QWK_ROM This program embodies all of the functions of the 8051 pod Quick ROM test. For further information about the usage of the Quick ROM test, see Section 4-44 of the 8051 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_ROM TL/1 program is that the TL/1 program only allows the Quick ROM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick ROM test. The allowed range of values for ADDR is address-space dependent. The following are allowed values:

EXT_PRG Space - 0 through FFFF. EXTDAT16 Space - 0 through FFFF. EXT_DAT8 Space - 0 through FF. INT_DAT Space - 0 through FF. INT_PRG Space - 0 through FFFF. UPTO - This is the ending address of the Quick ROM test. The allowed range of values for UPTO is address-space dependent. The following are allowed values:

EXT_PRG Space - 0 through FFFF. EXTDAT16 Space - 0 through FFFF. EXT_DAT8 Space - 0 through FF. INT_DAT Space - 0 through FFF. INT_PRG Space - 0 through FFFF. UPTO must be greater than ADDR.

ADDRSTEP - This is the address increment for the Quick ROM test. If ADDRSTEP has the value zero, the Quick ROM test will default to a one byte address increment. ADDRSTEP must be less than or equal to F (15 decimal).

Faults : test_aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal data".
The value of the DATA argument does not conform to the restrictions detailed above.

reason "Illegal address increment". The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal space". The current address space is not legal for this test.

reason "Illegal start address".

The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".

The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick ROM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Inactive bits detected".

Some set of bits has been determined to be inactive.

Slots:

bad_data_mask - A mask in which the set bits have been determined to be inactive.

Returns: A checksum of the area of memory that was tested. This checksum is unrelated to the signature that is generated by the regular ROM test.

QWK_WR This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, see Section 4-17 of the 8051 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping write. The allowed range of values for ADDR is address-space dependent. The following are allowed values:

EXTDAT16 Space - 0 through FFFF.

EXT_DAT8 Space - 0 through FF.

DATA - The data that is to be written to the address specified by the ADDR argument. Legal values for this argument are any number between 0 and FF.

Faults: test aborted

reason "Illegal address".
The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data".
The value of DATA does not conform to the restrictions detailed above.

reason "Illegal space". The current address space is not legal for this test. reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns : Nothing.

RD_PORT This program returns the value on the specified input port. For further information, see Section 4 of the 8051 pod manual.

Arguments: PORT - The port number from which to read. Any number between 0 and 3 is a legal value for this argument.

Faults: test aborted

reason "Illegal port".
PORT does not conform to the restrictions placed above.

Returns: The data found at the specified port.

TESTPORT This program performs a bus test on the output lines of the specified port. The bustest is not performed on the lines specified in the input mask.

Arguments: PORT - The port number on which the bus test is to be performed must be 0 to 3.

Faults: test aborted

reason "Illegal mask".

The value of the INPUT_MASK argument does not conform to the restrictions detailed above.

reason "Illegal port".
PORT does not conform to the requirements specified above.

pod data tied

The test raises the built-in pod_data_tied fault if a line is found not to be drivable.

Returns: Nothing.

WR_PORT This program writes the passed data to the specified port, masking out bits that are set in the input mask. For further information, see Section 4 of the 8051 pod manual.

Arguments: PORT - The port number from which to read must be 0 to 3.

DATA - The data to be written to the above port.

INPUT_MASK - Bits set to 1 will not be written regardless of whether they are supposed to be written as part of the data. Only bits 0 through 7 are significant.

Faults: test aborted

reason "Illegal data".

The value of the DATA argument does not conform to the restrictions detailed above.

reason "Illegal mask".
The value of the INPUT_MASK argument does not conform to the restrictions detailed above.

reason "Illegal port".
PORT does not conform to the requirements specified above.

Returns : Nothing.

SYNC MODES

 NAME 	 MNEMONIC 	CODE
 Address Sync Data Sync 	 ADDR DATA 	A D

POD SYNC CALIBRATION DATA

All 8051 pod modes have the same calibration data.

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL 	OFFSET FROM EDGE
 ADDR DATA 	 ALE ~RD	 FALLING RISING 	-45ns -45ns -45ns

ENABLEABLE LINES

NONE

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod_addr_tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled_line

Fault Conditions Using the Control Mask

pod_control_tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 8086 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

MULTIPLE DATABASES

There are two databases for this pod. They correspond to the two operating modes of the 8086 microprocessor, Minimum Mode and Maximum Mode. The pod reports either the name '8086' or the name '8086MX' depending on the state of the MN/~MX signal (processor pin 33). The mainframe automatically configures itself for the appropriate database. Differences between the two modes are noted in the following information.

Pod selftest uses the '8086' database. When changing between pod selftest and operation in a Maximum Mode UUT, a display message will indicate that the Mainframe needs to load the correct pod database. Press the RESET key to continue.

POD ADDRESS SPACE OPTIONS

The pod address space options are the same for both the 8086 database and the 8086MX database.

 SPACE	 SIZE 	
DATA DATA CODE CODE EXTRA EXTRA STACK I/O I/O	WORD BYTE	

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

FRC_INT This program forces the execution of an interrupt acknowledge routine. For further information, see Section 4-38 of the 8086 pod manual.

Arguments: None.

Faults: None.

Returns: Nothing.

FRC_RINT This program forces continuous execution of the an interrupt acknowledge routine by executing a Quick Looping write. For further information about the use of this program, see Sections 4-25 and 4-38 of the 8086 pod manual.

Arguments: None.

Faults: None.

Returns: Nothing.

QWK_ARM This program places the pod in Quick Looping read mode, continuously re-arming interrupts by clearing the Interrupt Vector Status bit. For further information about this program, see Sections 4-25 and 4-38 of the 8086 pod manual.

Arguments: None.

Faults: None.

Returns: The interrupt type captured on the bus during the most recent interrupt acknowledge cycle, if any. Otherwise, the program returns a nonsense value.

QWK_RAM This program embodies all of the functions of the 8086 pod Quick RAM test. For further information about the usage of the Quick RAM test, see Section 4-26 of the 8086 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_RAM TL/1 program is that the TL/1 program only allows the Quick RAM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick RAM test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value may not be odd if the mainframe is in a WORD address space.

UPTO - This is the ending address of the Quick RAM test. UPTO may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR and may not be odd if the mainframe is in a WORD address space.

ADDRSTEP - This is the address increment for the Quick RAM test. If ADDRSTEP has the value zero, the Quick RAM test will default to a two byte address increment. ADDRSTEP must be even if the mainframe is in a WORD address space and may not be greater than F (15 decimal).

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal address increment".
The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick RAM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

See the 9100-Series TL/1 Reference Manual for a list of the RAM Test Fault Conditions.

Returns : Nothing.

QWK_RD This program places the pod in Quick Looping read mode at the passed address. For further information about Quick Looping read mode, see Section 4-25 of the 8086 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value must be even if the mainframe is in a WORD address space.

Faults : test_aborted

reason "Illegal address". The ADDR argument does not conform to the specification detailed above.

reason "Space not found".

The address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: The value that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

QWK_ROM This program embodies all of the functions of the 8086 pod Quick ROM test. For further information about the usage of the Quick ROM test, see Section 4-27 of the 8086 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_ROM TL/1 program is that the TL/1 program only allows the Quick ROM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick ROM test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value may not be odd if the mainframe is in a WORD address space.

UPTO - This is the ending address of the Quick ROM test. UPTO may be any numeric value between 0 and FFFFF unless then mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR and may not be odd if the mainframe is in a WORD address space.

ADDRSTEP - This is the address increment for the Quick ROM test. If ADDRSTEP has the value zero, the Quick ROM test will default to a two byte address increment. ADDRSTEP must be even if the mainframe is in a WORD address space and may not be greater than F (15 decimal).

Faults : test_aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal address increment".
The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal start address".

The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick ROM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Inactive bits detected". Some set of bits has been determined to be inactive.

Slots:

bad_data_mask - A mask in which the set bits have been determined to be inactive. Returns: A checksum of the area of memory that was tested. This checksum is unrelated to the checksum that is generated by the regular ROM test.

QWK_WR This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, see Section 4-25 of the 8086 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping write. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value must be even if the mainframe is in a WORD address space.

DATA - The data that is to be written to the address specified by the ADDR argument. Legal values for this argument are any number between 0 and FF if the mainframe is in a BYTE address space or any number between 0 and FFFF in a WORD address space.

Faults: test aborted

reason "Illegal address". The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data".

The value of DATA does not conform to the restrictions detailed above.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: Nothing.

RD_CSCD This program returns the cascade address stored in the pod from the most recent execution of the interrupt acknowledge routine. For further information, refer to Section 4-37 of the 8086 pod manual.

Arguments: None.

Faults: None.

Returns: The cascade address stored in the pod from the most recent execution of the interrupt acknowledge routine.

NOARM This program returns the most recent interrupt type information from the pod and neither re-enables interrupts nor clears the INT VECT status bit (status bit 11). For further information, refer to Section 4-37 of the 8086 pod manual.

Arguments: None.

Faults: None.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle.

RD_REARM This program returns the most recent interrupt type information from the pod and re-enables interrupts and clears the INT VECT status bit (status bit 11). For further information, consult Section 4-37 of the 8086 pod manual.

Arguments: None.

Faults: None.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle.

RUN_UUT This program allows easy access to the RUNUUT mode on the 8086 pod. It allows specification of the starting register contents and execution address. For further information, consult Sections 4-28, 4-29, 4-30, and 4-31 of the 8086 pod manual.

- Arguments: OFFSET The offset past the contents of the CS register (shifted left four bits) at which to start the RUNUUT operation. Legal values for this argument are any numeric value between 0 and FFFF (CS shifted left four bits plus the value of OFFSET must not exceed FFFFF). If this argument has an odd value, the RUNUUT operation will be started in CODE BYTE space. Otherwise, CODE WORD space is used.
 - CS The value the CS register is to take on at the beginning of the RUNUUT operation. CS must be less than FFFF.
 - DS The value the DS register is to take on at the beginning of the RUNUUT operation. DS must be less than FFFF.
 - ES The value the ES register is to take on at the beginning of the RUNUUT operation. ES must be less than FFFF.
 - SS The value the SS register is to take on at the beginning of the RUNUUT operation. SS must be less than FFFF.

Supplemental Pod Information

Faults : test aborted

reason "Illegal address".

The value of OFFSET is greater than FFFF or CS shifted left four bits plus the value of

OFFSET is greater than FFFFF.

reason "Illegal register value".

The value of some register is greater than FFFF.

Returns : Nothing.

POD SYNC MODES

 NAME 	 MNEMONIC 	CODE
 Interrupt Sync Address Sync Data Sync	 INTA ADDR DATA	1 A D

POD SYNC CALIBRATION DATA

8086 mode:

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL 	OFFSET FROM EDGE
 ADDR DATA INTA 	 ALE ~RD ~RD	 FALLING RISING RISING	+13ns -30ns -30ns

8086MX mode :

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL	OFFSET FROM EDGE
 ADDR DATA INTA 	ALE* ~RD ~RD ~RD	FALLING RISING RISING	+8ns -30ns -30ns

^{*} This signal is provided by the external 8288 bus controller. If your UUT doesn't use the 8288, Calibration should be done on the falling edge of of the signal used to latch the address.

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled line fault mask.

8086 Mode:

NAME	 BIT POSITION 	 MNEMONIC
READY HOLD INTERRUPT	bit 0 bit 1 bit 3	 READY HOLD INTR

8086MX Mode :

NAME	BIT POSITION	 MNEMONIC
READY READY READY	bit 0 bit 1 bit 2 bit 3	READY ~RQ/~GTO ~RQ/~GT1 INTR

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod_addr_tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_inter_upt_active
pod_timeout_enabled_line

Fault Conditions Using the Control Mask

pod_control_tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 8088 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

MULTIPLE DATABASES

There are two databases for this pod. They correspond to the two operating modes of the 8088 microprocessor, Minimum Mode and Maximum Mode. The pod reports either the name '8088' or the name '8088MX' depending on the state of the MN/~MX signal (processor pin 33). The mainframe automatically configures itself with the appropriate database. Differences between the two modes are noted in the following information.

Pod selftest uses the '8088' database. When changing between pod selftest and operation in a Maximum Mode UUT, a display message will indicate that the Mainframe needs to load the correct pod database. Press the RESET key to continue.

POD ADDRESS SPACE OPTIONS

The following pod address space options are available.

 SPACE 	 SEGMENT
MEMORY	DATA
MEMORY	CODE
MEMORY	EXTRA
MEMORY	STACK
I/O	
	l

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

FRC_INT This program forces the execution of an interrupt acknowledge routine. For further information, see Section 4-38 of the 8088 pod manual.

Arguments: None.

Faults: None.

Returns: Nothing.

FRC_RINT This program forces continuous execution of the an interrupt acknowledge routine by doing a Quick Looping write. For further information about the use of this program, see Sections 4-25 and 4-38 of the 8088 pod manual.

Arguments: None.

Faults: None.

Returns: Nothing.

QWK_ARM This program places the pod in Quick Looping read mode, continuously re-arming interrupts by clearing the Interrupt Vector Status bit. For further information about this program, see Sections 4-25 and 4-38 of the 8088 pod manual.

Arguments: None.

Faults: None.

Returns: The interrupt type captured on the bus during the most recent interrupt acknowledge cycle, if any. Otherwise, the program returns a nonsense value.

QWK_RAM This program embodies all of the functions of the 8088 pod Quick RAM test. For further information about the usage of the Quick RAM test, see Section 4-26 of the 8088 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_RAM TL/1 program is that the TL/1 program only allows the Quick RAM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick RAM test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.

UPTO - This is the ending address of the Quick RAM test. UPTO may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR.

ADDRSTEP - This is the address increment for the Quick RAM test. If ADDRSTEP has the value zero, the Quick RAM test will default to a one byte address increment. ADDRSTEP may not be greater than F(hex).

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal address increment".

The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick RAM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test_failed

See the 9100-Series TL/1 Reference Manual for a list of the RAM Test Fault Conditions.

Returns: Nothing.

QWK_RD This program places the pod in Quick Looping read mode at the passed address. For further information about Quick Looping read mode, see Section 4-25 of the 8088 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.

Faults : test aborted

reason "Illegal address". The ADDR argument does not conform to the specification detailed above.

reason "Space not found".

The address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: The value that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

QWK_ROM This program embodies all of the functions of the 8088 pod Quick ROM test. For further information about the usage of the Quick ROM test, see Section 4-27 of the 8088 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_ROM TL/1 program is that the TL/1 program only allows the Quick ROM test to be executed in the mainframe's current address space.

- Arguments: ADDR This is the starting address of the Quick ROM test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.
 - UPTO This is the ending address of the Quick ROM test. UPTO may be any numeric value between 0 and FFFFF unless then mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR.
 - ADDRSTEP This is the address increment for the Quick ROM test. If ADDRSTEP has the value zero, the Quick ROM test will default to a one byte address increment. ADDRSTEP must not be greater than F(hex).

Faults : test_aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal address increment".
The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal start address".

The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick ROM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Inactive bits detected".

Some set of bits has been determined to be inactive.

Slots:

bad_data_mask - A mask in which the set bits have been determined to be inactive.

Returns: A checksum of the area of memory that was tested. This checksum is unrelated to the signature that is generated by the regular ROM test.

QWK_WR This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, see Section 4-25 of the 8088 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping write. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.

DATA - The data that is to be written to the address specified by the ADDR argument. Any number between 0 and FF is a legal value for this argument.

Faults: test aborted

reason "Illegal address".
The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data". The value of DATA does not conform to the restrictions detailed above.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: Nothing.

RD_CSCD This program returns the cascade address stored in the pod from the most recent execution of the interrupt acknowledge routine. For further information, refer to Section 4-37 of the 8088 pod manual.

Arguments: None.

Faults: None.

Returns: The cascade address stored in the pod from the most recent execution of the interrupt acknowledge routine.

RD_NOARM This program returns the most recent interrupt type information from the pod and neither re-enables interrupts nor clears the INT VECT status bit (status bit 11). For further information, refer to Section 4-37 of the 8088 pod manual.

Arguments: None.

Faults: None.

Returns : The interrupt type information that was stored during

the last interrupt acknowledge cycle.

wRD_REARM- This program returns the most recent interrupt type information from the pod and re-enables interrupts and clears the INT VECT status bit (status bit 11). For further information, consult Section 4-37 of the 8088 pod manual.

Arguments: None.

Faults: None.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle.

RUN_UUT This program allows easy access to the RUNUUT mode on the 8088 pod. It allows specification of the starting register contents and execution address. For further information, consult Sections 4-28, 4-29, 4-30, and 4-31 of the 8088 pod manual.

Arguments: OFFSET - The offset past the contents of the CS register (shifted left four bits) at which to start the RUNUUT operation. Legal values for this argument are any numeric value between 0 and FFFF (CS shifted left four bits plus the value of OFFSET must not exceed FFFFF).

- CS The value the CS register is to take on at the beginning of the RUNUUT operation. CS must be less than FFFF.
- DS The value the DS register is to take on at the beginning of the RUNUUT operation. DS must be less than FFFF.
- ES The value the ES register is to take on at the beginning of the RUNUUT operation. ES must be less than FFFF.
- SS The value the SS register is to take on at the beginning of the RUNUUT operation. SS must be less than FFFF.

Faults: test aborted

reason "Illegal address".
The value of OFFSET is greater than FFFF or CS shifted left four bits plus the value of OFFSET is greater than FFFFF.

reason "Illegal register value".
The value of some register is greater than FFFF.

Returns: Nothing.

POD SYNC MODES

 NAME 	 MNEMONIC 	CODE
Interrupt Sync Address Sync Data Sync 	 INTA ADDR DATA 	1

POD SYNC CALIBRATION DATA

8088 mode :

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL 	 OFFSET FROM EDGE
 ADDR DATA INTA 	 ALE ~RD ~RD	 FALLING RISING RISING	+15ns -30ns -30ns

8088MX mode :

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL 	 OFFSET FROM EDGE
 ADDR DATA INTA 	ALE * ~RD ~RD ~RD	FALLING RISING RISING	+20ns -30ns -30ns

^{*} This signal is provided by the external 8288 bus controller. If your UUT doesn't use the 8288, Calibration should be done on the falling edge of of the signal used to latch the address.

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the god timeout enabled line fault mask.

8088 Mode:

NAME	 BIT POSITION	MNEMONIC
READY HOLD INTERRUPT	bit 0 bit 1 bit 3	READY READY HOLD INTR

8088MX Mode :

 NAME 	BIT POSITION	 MNEMONIC
! READY	bit 0	READY I
~RQO/~GTO OPERATION LATCH	bit 1	~RQ/~GTO
~RQ1/~GT1 OPERATION LATCH INTERRUPT	bit 2 bit 3	~RQ/~GT1 INTR
1		

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod data tied

Fault Conditions Using the Address Mask

pod_addr_tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled_line

Fault Conditions Using the Control Mask

pod_control_tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

8088-10

 9900	POD	

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS

The following pod address space options are available.

SPACE

MEMORY

I/0

POD-SPECIFIC SETUP INFORMATION

NONE

AVAILABLE TL/1 SUPPORT PROGRAMS

NONE

POD SYNC MODES

The 9900 pod always runs in a single sync mode that is sufficient for both data and address sync. However, two sync modes are provided to allow for independent calibration of the "PODSYNC signal to the appropriate UUT signal.

 NAME 	 MNEMONIC 	
 Address Sync Data Sync 	 ADDR DATA 	A D

POD SYNC CALIBRATION DATA

 SYNC MODE 	UUT SIGNAL	 EDGE OF SIGNAL 	OFFSET FROM EDGE
ADDR	DBIN	FALLING	-45ns
DATA	DBIN	FALLING	-45ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled_line fault mask.

NAME	 BIT POSITION 	 MNEMONIC
READY	bit 0	READY
^HOLD	bit 1	~HOLD

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled_line

Fault Conditions Using the Control Mask

pod_control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- Z80 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS

The following pod address space options are available.

SPACE

MEMORY

I/0

POD-SPECIFIC SETUP INFORMATION

POD SETUP	 RANGE/KEY 	DEFAULT	POD MANUAL REFERENCE
 I_REG nnnn 	 O-FF 	0800	None. See text below.

The I_REG setup allows users to set the value of the I register in the Z80 microprocessor. This is only useful for UUTs which use the contents of the I register as it is echoed on the upper eight bits of the address bus during an interrupt acknowledge cycle. The special pod address for the I register is 20000h and it may take any value from 0 through FF.

AVAILABLE TL/1 SUPPORT PROGRAMS

NONE

SYNC MODES

NAME	 MNEMONIC 	CODE
 Address Sync Data Sync 	 ADDR DATA	A D

POD SYNC CALIBRATION DATA

SYNC MODE	UUT SIGNAL	 EDGE OF SIGNAL 	 OFFSET FROM EDGE
ADDR DATA	~RD ~RD	 RISING RISING	-45ns -45ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled_line fault mask.

NAME	BIT POSITION	MNEMONIC
~BUS REQUEST	bit 4	~BUSRQ
~WAIT	bit 5	~WAIT

TL/! FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod_addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled line

Fault Conditions Using the Control Mask

pod control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- Z8000 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

MULTIPLE DATABASES

The Z8000 pod operates with the Z8001, Z8002, Z8003, and Z8004 microprocessors. In order to support the package variations and differences in addressable space, two databases are required to support the pod. Like other pods, the Z8000 pod assumes a particular processor type is being used. Because of this, the user must enter the name of the required database into the 9100 series mainframe if a database other than the default is desired.

Use the following databases for the corresponding processor types.

PROCESSOR	DATABASE TO USE
Z8001 Z8002 Z8003 Z8004 	Z8001 Z8002 (default) Z8001 Z8002 (default)

The two databases for this pod are called Z8001 and Z8002. The Z8001 database provides support for the Z8001 and Z8003 processors. The Z8002 database is the default and supports the Z8002 and Z8004 processors. If you wish to use the 9100 series mainframe with the Z8001 database, you must press the SETUP MENU key, then the \rightarrow key, then the SOFT KEYS key. Then the POD NAME softkey must be pressed, followed by the \rightarrow key. Now you may type the name of the desired database (Z8001 or Z8002) and press the ENTER key. After a short disk operation the new database will be loaded.

The Z8002 database comes up when the Z8000 pod is plugged into the 9100 series mainframe because the pod reports the name Z8000. You may have noticed that there are three libraries for the Z8000 pod on Master Userdisk 2. The library named Z8000 is a direct copy of the Z8002 library. If you wish to change the default startup database for the Z8000 pod, you may copy the Z8001 library over the Z8000 library. (Be sure NOT to do this to the Distribution disks.) Since the 9100 looks in the Z8000 library when starting up the Z8000 pod, whatever is present in that library is used as the startup database. Copying over the default removes the need to go through the steps in the previous paragraph every time the mainframe is reset.

POD ADDRESS SPACE OPTIONS AVAILABLE

The following pod address space options are available.

	MODE	SPACE	 SIZE
	SYSTEM SYSTEM SYSTEM SYSTEM SYSTEM SYSTEM SYSTEM NORMAL NORMAL NORMAL NORMAL	DATA DATA STD_I/O STD_I/O SPC_I/O SPC_I/O STACK PRGM(C) PRGM(D) DATA DATA STACK PRGM(C) PRGM(D)	WORD BYTE WORD BYTE WORD BYTE WORD WORD WORD WORD WORD WORD WORD WORD
١.			

POD-SPECIFIC SETUP INFORMATION

POD SETUP	 RANGE/KEY 	 DEFAULT 	
TRNSP_RD HIGH_AD nnnn TRNSP_RD OFFSET nnnn MO key REFRESH FUNCTION key REFRESH RATE nn FAST_MD key INT_FLG key ERR_MASK_CTL_DRV_nnnn ERR_MASK_FORC_REP_nnnn FCW_VALUE_nnnn	O-FFFF O-FFFF ON/OFF ON/OFF O-3F ON/OFF ON/OFF O-FFFF O-FFFF	0800 0000 0FF 0N F 0N 0FF FFFF FFFF	See Section 4-33 See Section 4-33 See Section 4-34 See Section 4-35 See Section 4-36 See Section 4-37 See Section 4-38 See Section 4-40 See Section 4-40 See Section 4-32

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

QWK_RAM

This program embodies all of the functions of the Z8000 pod Quick RAM test. For further information about the usage of the Quick RAM test, see Section 4-24 of the Z8000 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_RAM TL/1 program is that the TL/1 program only allows the Quick RAM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick RAM test. The allowed range of values for ADDR is 0 to FFFF for the Z8002 database and 0 through 7FFFFF for the Z8001 database. ADDR must be even if the pod in is a WORD address space.

UPTO - This is the ending address of the Quick RAM test. The allowed range of values for UPTO is 0 to FFFF for the Z8002 database and 0 through 7FFFFF for the Z8001 database. UPTO must be even if the pod is in a WORD address space. UPTO's value must be greater than that of ADDR.

ADDRSTEP - This is the address increment for the Quick RAM test. If ADDRSTEP has the value zero, the Quick RAM test will default to a two byte address increment. ADDRSTEP must be less than F and must be even if the pod is in a WORD address space.

Faults: test_aborted

reason "Illegal address increment".

The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test_failed

See the 9100-Series TL/1 Reference Manual for a list of the RAM Test Fault Conditions.

Returns: Nothing.

This program places the pod in Quick Looping read mode at the passed address. For further information about Quick Looping read mode, see Section 4-23 of the Z8000 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. The allowed range of values for ADDR is 0 to FFFF for the Z8002 database and 0 through 7FFFFF for the Z8001 database. ADDR must be even if the pod is in a WORD address space.

Faults: test aborted

reason "Illegal address". The ADDR argument does not conform to the specification detailed above.

reason "Space not found".

The address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: The value that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

QWK_ROM This program embodies all of the functions of the Z8000 pod Quick ROM test. For further information about the usage of the Quick ROM test, see Section 4-25 of the Z8000 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_ROM TL/1 program is that the TL/1 program only allows the Quick ROM test to be executed in the mainframe's current address space.

- Arguments: ADDR This is the starting address of the Quick ROM test. The allowed range of values for ADDR is 0 to FFFF for the Z8002 database and 0 through 7FFFFF for the Z8001 database. ADDR must be even if the pod is in a WORD address space.
 - UPTO This is the ending address of the Quick ROM test. The allowed range of values for UPTO is 0 to FFFF for the Z8002 database and 0 through 7FFFFF for the Z8001 database. ADDR must be even if the pod is in a WORD address space. UPTO must be greater than ADDR.
 - ADDRSTEP This is the address increment for the Quick ROM test. If ADDRSTEP has the value zero, the Quick ROM test will default to a two byte address increment. ADDRSTEP must be less than or equal to F (15 decimal).

Faults: test aborted

reason "Illegal address increment".
The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal start address".

The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Inactive bits detected".

Some set of bits has been determined to be inactive.

Slots:

bad_data_mask - A mask in which the set bits have been determined to be inactive.

Returns: A checksum of the area of memory that was tested. This checksum is unrelated to the checksum that is generated by the regular ROM test.

QWK_WR This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, see Section 4-23 of the Z8000 pod manual.

Arguments: ADDR - The address at which to perform the quick-looping write. The allowed range of values for ADDR is 0 to FFFF for the Z8002 database and 0 through 7FFFFF for the Z8001 database. ADDR must be even if the pod is in a WORD address space.

DATA - The data that is to be written to the address specified by the ADDR argument. Legal values for this argument are any number between 0 and FF in a BYTE address space and 0 through FFFF in a WORD address space.

Faults: test aborted

reason "Illegal address".

The value of ADDR does not conform to the

restrictions detailed above.

reason "Illegal data".

The value of DATA does not conform to the

restrictions detailed above.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: Nothing.

This program returns the data that was present on the bus during RD NMI the last Non-Maskable Interrupt.

Arguments : None.

Faults: None.

Returns : The data read from the bus during the last Non-Maskable

Interrupt.

RD NVI This program returns the data that was present on the bus during the last Non-Vectored Interrupt.

Arguments: None.

Faults: None.

Returns : The data read from the bus during the last Non-Vectored

Interrupt.

RD VI This program returns the data that was present on the bus during the last Vectored Interrupt.

Arguments: None.

Faults: None.

Returns : The data read from the bus during the last Vectored

Interrupt.

SYNC MODES

 NAME 	 MNEMONIC 	CODE
Interrupt Sync Address Sync Data Sync 	INTA ADDR DATA	1 A D

POD SYNC CALIBRATION DATA

SYNC MODE	UUT SIGNAL	EDGE OF SIGNAL	OFFSET FROM EDGE
	_		
 ADDR DATA INTA 	~AS ~DS ~DS ~DS	 RISING RISING RISING	+10ns -45ns -45ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled_line fault mask.

	NAME	 BIT POSITION 	MNEMONIC
	~BUS REQUEST	bit 4	TBUSREQ
	~WAIT	bit 5	WAIT

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod_addr_tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled line

Fault Conditions Using the Control Mask

pod_control_tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 80186 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS

The following pod address space options are available.

 MODE 	 SPACE 	 SIZE
NORMAL NORMAL NORMAL NORMAL NORMAL DMA DMA DMA DMA DMA	MEMORY MEMORY I/O I/O MEMORY MEMORY I/O I/O	WORD BYTE WORD BYTE WORD BYTE WORD BYTE WORD BYTE BYTE

POD CONTROL SIGNALS

MASK BIT	 POD SIGNAL 	PROCESSOR PIN NO.	POD MANUAL REFERENCE
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	LOCK RESET HLDA ALE/QSO WR/QS1 RD DEN DT/~R SO S1 S2 A19/S6 MBHE TMR_OUT INTA_ER CHIP_SEL TMR_OUTO TMR_OUT1	48 57 51 61 63 62 39 40 52 53 54 65 64 (expanding) (expanding) (expanding)	See Table 3-1 See Section 3-14 See Section 3-15 See Section 3-15 See Table 3-1 See
1	l		}

POD CONTROL SIGNALS (CONT.)

 MASK BIT	POD SIGNAL	PROCESSOR PIN NO.	 POD MANUAL REFERENCE
18	~INTAO INTA1 ~UCS ~LCS ~MCSO ~MCS1 ~MCS2 ~MCS3 ~PCSO ~PCS1 ~PCS2 ~PCS3 ~PCS4 ~PCS5 ~PCS6	42 41 34 33 38 37 36 35 25 27 28 29 30 31 32	See Table 3-1 See Table 3-
63 			

POD STATUS SIGNALS

MASK	POD	PROCESSOR	TYPE	POD MANUAL
BIT	SIGNAL	PIN NO.		REFERENCE
0 1 2 3 4 5 6 7 8 9 10 11 12 13	ARDY SRDY HOLD ~ RES DRQO DRQ1 TMR_INO TMR_IN1 ~ TEST NMI ~ QSMD ACT_INTR INTR_VO INTR_V1	 55 49 50 24 18 20 21 47 46 (expanding)	F,E F,E F,E F F F I	See Table 3-1 See Section 3-10 See Section 3-9 See Section 3-8 See Section 3-8

MASK BIT	 POD SIGNAL 	PROCESSOR PIN NO.	 TYPE 	POD MANUAL REFERENCE	
14 15 16 17 18 19	unused PWR_FAIL INTO INT1 INT2 INT3	45 44 42 41	 	See Section 3-7 See Table 3-1 See Table 3-1 See Table 3-1 See Table 3-1	
20 : 63	unused 				
TYPES	TYPES: E - Enableable F - Forcing I - Interrupt				

POD-SPECIFIC SETUP INFORMATION

FOD SETUP			
	RANGE/KEY	DEFAULT	POD MANUAL REFERENCE
POD_CTRL STDBY_AD nnn POD_CTRL RESET key ERR_MSK ACT_FRC nn ERR_MSK ACT_INT nn ERR_MSK CTRL_DR nnnn ERR_MSK SEG_DR n ERR_MSK ADDR_DR nnnn ERR_MSK DATA_DR nnnn ERR_MSK INTA_TO n ERR_MSK CHIP_SEL_nnnn	0-3FF 0N/0FF 0-3F 0-1F 0-FFFF 0-FFFF 0-FFFF 0-FFFF	 FF OFF 3F 1F FFFF F FFFF FFFF F	See Section 4B-14 See Section 4B-15 See Section 4B-21 See Section 4B-22 See Section 4B-20 See Section 4B-23 See Section 4B-24 See Section 4B-25 See Section 4B-26 See Section 4B-27

All of the following setups are used only as initialization values for the Peripheral Control Block functions. Refer to Appendix H of the 80186 pod manual for more information.

POD SETUP			
	RANGE/KEY	DEFAULT	POD MANUAL REFERENCE
CS_REG MPCS nnnn CS_REG MMCS nnnn CS_REG PACS nnnn CS_REG LMCS nnnn CS_REG LMCS nnnn CS_REG UMCS nnnn TIMERO M/C_WD nnnn TIMERO MAX_CNTB nnnn TIMERO MAX_CNTA nnnn TIMERO COUNT nnnn TIMER1 M/C_WD nnnn TIMER1 MAX_CNTB nnnn TIMER1 MAX_CNTB nnnn TIMER1 COUNT nnnn TIMER1 COUNT nnnn TIMER2 M/C_WD nnnn TIMER2 COUNT nnnn	O-FFFF O-FFFF	AOFB	See Section 4B-4 to 4B-9 See Appendix H

All of the following setups are used only as as initialization values for the RUNUUT function. Refer to Appendix H of the $80\,186$ pod manual for more information.

POD SETUP	 RANGE/KEY 	 DEFAULT 	 POD MANUAL REFERENCE
SEG_REG_EXTRA nnnn SEG_REG_STACK nnnn SEG_REG_CODE nnnn SEG_REG_DATA nnnn DMA_CHO_CTRL_WD_nnnn DMA_CHO_TRNS_CNT_nnnn DMA_CHO_DP_UPPR_n DMA_CHO_DP_LWR_nnnn		0 0 FFFF 0 0 0 0	See Appendix H
DMA_CHO_SP_UPPR_n DMA_CHO_SP_LWR_nnnn DMA_CH1_CTRL_WD_nnnn DMA_CH1_TRNS_CNT_nnnn DMA_CH1_DP_UPPR_n DMA_CH1_DP_LWR_nnnn DMA_CH1_SP_UPPR_n DMA_CH1_SP_LWR_nnnn I_DMA_CH1_SP_LWR_nnnn	O-F O-FFFF O-FFFF O-F O-FFFF O-F O-FFFF O-FFFF	0 0 0 0 0 0 0 F	See Appendix H See

	POD SETUP	RANGE/KEY	DEFAULT	POD MANUAL REFERENCE
				1
	INT_CNTR INT2 nnnn	O-FFFF	F	See Appendix H
	INT_CNTR INT1 nnnn	O-FFFF	F	See Appendix H
	INT_CNTR INTO nnnn	O-FFFF	F	See Appendix H
	INT_CNTR DMA1 nnnn	O-FFFF	F	See Appendix H
	INT_CNTR DMAO nnnn	O-FFFF	F	See Appendix H
	INT_CNTR TMR_CTL nnnn	O-FFFF	F	See Appendix H
	INT_CNTR INT_STAT nnnn	O-FFFF	8000	See Appendix H
1	INT_CNTR INT_REQ nnnn	O-FFFF	0	See Appendix H
	INT CNTR IN SERV nnnn	O-FFFF	0	See Appendix H
	INT CNTR PRI MSK nnnn	O-FFFF	7	See Appendix H
-	INT CNTR MASK nnnn	O-FFFF	FD	See Appendix H
	INT CNTR EOI nnnn	O-FFFF	0	See Appendix H
	INT CNTR INT VECT nnnn	O-FFFF	0	See Appendix H
1	REL REG VALUE nnnn	O-FFFF	FF	See Appendix H
1_	_			<u> </u>

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

CONFIG This program provides for easy interrupt mode configuration. See Sections 4A-20 through 4A-37 of the 80186 pod manual for further information.

Arguments: RMX_MODE - Sets the pod in RMX mode if this argument is non-zero. If RMX_MODE is non-zero, all other arguments to this function MUST be zero.

- PAIRO A non-zero value configures INTO and INT2/~INTAO as an interrupt acknowledge pair. Otherwise, both lines are configured as inputs. This argument must be zero if RMX MODE is set.
- LVL_T_O If PAIRO is set then a non-zero value will configure interrupt acknowledge pair 0 as level-triggered interrupts. Otherwise, PAIRO is configured as an edge-triggered interrupt pair. If PAIRO is zero, LVL_T_O must be zero. Also, if RMX_MODE is set then LVL_T_O must be zero.
 - PAIR1 A non-zero value configures INT1 and INT3/~INTA1 as an interrupt acknowledge pair. Otherwise, both lines are configured as inputs. This argument must be zero if RMX MODE is set.

LVL_T_1 - If PAIR1 is set then a non-zero value will configure interrupt acknowledge pair 1 as level-triggered interrupts. Otherwise, PAIR1 is configured as an edge-triggered interrupt pair. If PAIR1 is zero, LVL_T_1 must be zero. Also, if RMX_MODE is set then LVL_T_1 must be zero.

PRIORITY - If both PAIRO and PAIR1 are set then PRIORITY determines which interrupt pair has priority. If PRIORITY is zero then pair 0 has priority. If PRIORITY is one then pair 1 has priority. PRIORITY must be set to zero if RMX_MODE is on. PRIORITY must also be set to zero if either PAIRO or PAIR1 is off.

Faults : test_aborted

reason "Incompatible argument values". The arguments do not conform to the specifications detailed above.

Returns: Nothing.

FRC_INT This program forces the execution of an interrupt acknowledge routine on either channel 0 or channel 1. For further information, see Section 4A-30 in the 80186 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults: test aborted

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number".
The CHANNEL argument is greater than 1.

Returns: Nothing.

GET_PCB This program sets up the pod for PCB recovery (see 80186 manual appendix I), places the pod in RUNUUT mode, waits for the passed number of seconds, then pulls the pod out of RUNUUT mode. The program then copies the recovered PCB information into the 9100 setup, where it may be saved by using 9100 front panel commands.

Arguments: SECONDS - This is the number of seconds that the UUT will be left in RUNUUT mode before it is interrupted for PCB recovery.

Faults: test failed

reason "NMI routine failed".
The pod-resident PCB capture routine failed.

reason "Pod RAM corrupted".
The pod RAM that is used to store PCB information is corrupt.

reason "Couldn't find PCB".
The PCB wasn't found by the pod-resident recovery routine.

Returns: Nothing. (The recovered information is left in the) (pod-specific setups on the 9100.)

This program embodies all of the functions of the 80186 pod Quick Fill and Verify test. For further information about the usage of the Quick Fill and Verify test, see Section 4A-5 of the 80186 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_FILL TL/1 program is that the TL/1 program only allows the Quick Fill and Verify test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick Fill test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value may not be odd if the mainframe is in a WORD address space.

- UPTO This is the ending address of the Quick Fill test. UPTO may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR and may not be odd if the mainframe is in a WORD address space.
- ADDRSTEP This is the address increment for the Quick Fill test. If ADDRSTEP has the value zero, the Quick Fill test will default to a two byte address increment. ADDRSTEP must be even if the mainframe is in a WORD address space and may not be greater than F (15 decimal).
- FUNCTION This determines whether the Quick Fill program performs a Quick RAM Fill, a Quick Pattern Verify, or both a Quick RAM Fill and a Quick Pattern Verify. The values 1, 2, and 3 specify the test type, respectively. All other values are illegal.

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick FILL program and should never be seen in normal operation.

reason "Illegal address increment". The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick FILL program and should never be seen in normal operation.

reason "Illegal function type".
The value of the FUNCTION argument does not conform to the restrictions detailed above.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick FILL test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Pod timeout occurred".
The pod timed out while performing this test.
This indicates a drastic UUT fault which should be corrected by using tests with more diagnostic capability.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Data does not match".

The data written does not match the data read back during the verify cycle.

Slots:

uut_address - The address at which the
fault occurred.

data_expected - The data that was expected.

data_read - The data that was read.

bad_data_mask - A mask in which the set bits were read differently than they were written.

Returns: Nothing.

QWK RAM

This program embodies all of the functions of the 80186 pod Quick RAM test. For further information about the usage of the Quick RAM test, see Section 4A-4 of the 80186 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_RAM TL/1 program is that the TL/1 program only allows the Quick $\overline{R}AM$ test to be executed in the mainframe's current address space.

- Arguments: ADDR This is the starting address of the Quick RAM test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value may not be odd if the mainframe is in a WORD address space.
 - UPTO This is the ending address of the Quick RAM test. UPTO may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR and may not be odd if the mainframe is in a WORD address space.
 - ADDRSTEP This is the address increment for the Quick RAM test. If ADDRSTEP has the value zero, the Quick RAM test will default to a two byte address increment. ADDRSTEP must be even if the mainframe is in a WORD address space and may not be greater than F (15 decimal).
 - FUNCTION This determines whether the Quick RAM program performs a Quick RAM test, a Quick Pattern Verify, or both a Quick RAM test and a Quick Pattern Verify. The values 1, 2, and 3 specify the test type, respectively. All other values are illegal.

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal address increment". The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal function type".
The value of the FUNCTION argument does not conform to the restrictions detailed above.

reason "lllegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick RAM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Pod timeout occurred".

The pod timed out while performing this test.

This indicates a drastic UUT fault which should be corrected by using tests with more diagnostic capability.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

See the 9100-Series TL/1 Reference Manual for a list of the RAM Test Fault Conditions.

Returns: Nothing.

current address space.

QWK_RAMP This program embodies all of the functions of the 80186 pod Quick Ramp test. For further information about the usage of the Quick Ramp test, see Section 4A-7 of the 80186 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_RAMP TL/1 program is that the TL/1 program only allows the Quick Ramp test to be executed in the mainframe's

Arguments: ADDR - The address at which to perform the Quick Ramp. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value must be even if the mainframe is in a WORD address space.

DATA - The data value at which the ramping operation is to start. Legal values for this argument are any number between 0 and FF if the mainframe is in a BYTE address space or any number between 0 and FFFF in a WORD address space.

Faults: test_aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick Ramp program and should never be seen in normal operation.

reason "New command entered".

A new command was entered during the execution of the Quick Ramp test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Pod timeout occurred".
The pod timed out while performing this test.
This indicates a drastic UUT fault which should be corrected by using tests with more diagnostic capability.

reason "Illegal address".
The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data".
The value of DATA does not conform to the restrictions detailed above.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: Nothing.

QWK_RD

This program places the pod in Quick Looping read mode at the passed address. For further information about Quick Looping read mode, see Section 4A-12 of the 80186 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value must be even if the mainframe is in a WORD address space.

Faults: test aborted

reason "Illegal address".
The ADDR argument does not conform to the specification detailed above.

reason "Space not found".
The address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: The value that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

QWK ROM

This program embodies all of the functions of the 80186 pod Quick ROM test. For further information about the usage of the Quick ROM test, see Section 4A-6 of the 80186 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_ROM TL/1 program is that the TL/1 program only allows the Quick $\overline{\text{ROM}}$ test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick ROM test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value may not be odd if the mainframe is in a WORD address space.

UPTO - This is the ending address of the Quick ROM test. UPTO may be any numeric value between 0 and FFFFF unless then mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR and may not be odd if the mainframe is in a WORD address space.

ADDRSTEP - This is the address increment for the Quick ROM test. If ADDRSTEP has the value zero, the Quick ROM test will default to a two byte address increment. ADDRSTEP must be even if the mainframe is in a WORD address space and may not be greater than F (15 decimal).

Faults : test_aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal address increment". The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal start address".

The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick ROM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Inactive bits detected".

Some set of bits has been determined to be inactive.

Slots:

bad_data_mask - A mask in which the set bits have been determined to be inactive.

Returns: A checksum of the area of memory that was tested. This checksum is unrelated to the checksum that is generated by the regular ROM test.

QWK_WR This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, see Section 4A-12 of the 80186 pod manual.

Arguments: ADDR - The address at which to perform the quick-looping write. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF. ADDR's value must be even if the mainframe is in a WORD address space.

DATA - The data that is to be written to the address specified by the ADDR argument. Legal values for this argument are any number between 0 and FF if the mainframe is in a BYTE address space or any number between 0 and FFFF in a WORD address space.

Faults : test_aborted

reason "Illegal address".
The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data".
The value of DATA does not conform to the restrictions detailed above.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: Nothing.

FRC_INT This program forces the execution of an interrupt acknowledge routine on either channel 0 or channel 1. For further information, see Section 4A-30 in the 80186 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults : test_aborted

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number".
The CHANNEL argument is greater than 1.

Returns: Nothing.

RD_CSCD This program returns the passed channel's cascade address as stored in the pod during the most recent execution of the interrupt acknowledge routine for that channel. For further information, refer to Section 4A-29 of the 80186 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults : test aborted

reason "Channel 1 invalid in iRMX mode". Interrupt Acknowledge pair 1 does not exist in iRMX mode.

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number".
The CHANNEL argument is greater than 1.

Returns: The cascade address stored in the pod for the passed channel number from the most recent execution of the interrupt acknowledge routine for that channel.

RD_NOARM This program returns the most recent interrupt type information from the pod for the passed channel and neither re-enables interrupts nor clears the INT VECT status bit (status bit 11) for that channel. For further information, refer to Section 4A-28 of the 80186 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults: test aborted

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number".
The CHANNEL argument is greater than 1.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle for the passed channel.

RD_REARM

This program returns the most recent interrupt type information from the pod for the passed channel and re-enables interrupts and clears the INT VECT status bit (status bit 11) for that channel. For further information, refer to Section 4A-28 of the 80186 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults: test aborted

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number". The CHANNEL argument is greater than 1.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle for the passed channel.

SYNC MODES

 NAME 	 MNEMONIC 	CODE
 Interrupt Sync Address Sync Data Sync	 INTA ADDR DATA 	1 A D

POD SYNC CALIBRATION DATA

SYNC MODE	 UUT SIGNAL 	 EDGE OF SIGNAL 	
ADDR DATA INTA 	 ALE ~DEN ~DEN	FALLING RISING RISING	0 ns -30 ns -50 ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled line fault mask.

NAME	BIT POSITION	MNEMONIC
EXTRDY* HOLD	bit 0 bit 1	EXTRDY* HOLD

^{*} The 80186 manual lists lines SRDY and ARDY as separately enableable lines. However, they are both enabled/disabled by bit 0 (EXTRDY) in the enableable line mask.

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout enabled line

Fault Conditions Using the Control Mask

pod_control_tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power

----- 80188 POD -----

NOTE

Read the Introduction section for important information needed to operate and program this pod with the 9100 series mainframes.

POD ADDRESS SPACE OPTIONS AVAILABLE

The following pod address space options are available.

, -		I
	MODE	SPACE
-		
1	NORMAL	MEMORY
	NORMAL	1/0
	DMA	MEMORY
1	DMA	1/0
1		

POD CONTROL SIGNALS

 MASK BIT	 POD SIGNAL 	PROCESSOR PIN NO.	POD MANUAL REFERENCE
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	~LOCK RESET HLDA ALE/QSO ~WR/QS1 ~RD ~DEN ~DEN ~SO ~S1 ~S2 A19/S6 S7 TMR_OUT INTA_ER CHIP_SEL TMR_OUTO TMR_OUTO TMR_OUT1 ~INTAO ~INTA1 ~UCS	48 57 51 61 63 62 39 40 52 53 54 65 64 (expanding) (expanding) (expanding) 22 23 42 41 34 33	See Table 3-1 See Section 3-14 See Section 3-15 See Table 3-1 See Ta
	·		·

POD CONTROL SIGNALS (CONT.)

MASK BIT	 POD SIGNAL	 PROCESSOR PIN NO.	POD MANUAL REFERENCE
22 23 24 25 26 27 28 29 30 31 32 31 32 33	~MCS0 ~MCS1 ~MCS2 ~MCS3 ~PCS0 ~PCS1 ~PCS2 ~PCS3 ~PCS4 ~PCS5 ~PCS6	38 37 36 35 25 27 28 29 30 31 32	See Table 3-1 See Table 3-1

POD STATUS SIGNALS

 MASK BIT	 POD SIGNAL 	 PROCESSOR PIN NO.	 TYPE 	 POD MANUAL REFERENCE
0 1 2 3 4 5 6 7 8 9 10 11 12	ARDY SRDY HOLD TRES DRQO DRQ1 TMR_INO TMR_IN1 TEST NMI QSMD ACT_INTR INTR_VO	55 49 50 24 18 19 20 21 47 46 (expanding)	F,E F,E F,E F F F I	See Table 3-1 See Section 3-10 See Section 3-9 See Section 3-8

MASK BIT	 POD SIGNAL 	PROCESSOR PIN NO.	 TYPE 	POD MANUAL REFERENCE 	
 13 14 15 16 17 18 19	INTR_V1 unused PWR_FAIL INTO INT1 INT2 INT3	 	 I I I I	See Section 3-8 See Section 3-7 See Table 3-1 See Table 3-1 See Table 3-1 See Table 3-1	
 20 : 63	: unused				
TYPES	TYPES: E - Enableable F - Forcing I - Interrupt				

POD-SPECIFIC SETUP INFORMATION

 POD SETUP 	 RANGE/KEY 	 DEFAULT 	POD MANUAL REFERENCE
POD_CTRL STBY_LO nn POD_CTRL STBY_HI n POD_CTRL RESET key ERR_MSK ACT_FRC nn ERR_MSK ACT_INT nn ERR_MSK CTL_DRL nn ERR_MSK CTL_DRH nn ERR_MSK SEG_DR n ERR_MSK ADDR_DRL nn ERR_MSK ADDR_DRL nn ERR_MSK ADDR_DRH nn ERR_MSK ADDR_DRH nn ERR_MSK INTA_TO n ERR_MSK INTA_TO n ERR_MSK CS_HI nn	O-FF O-3 ON/OFF O-3F O-1F O-FF O-FF O-FF O-FF O-FF O-FF O-FF O-FF	FF	See Section 4B-14 See Section 4B-14 See Section 4B-15 See Section 4B-21 See Section 4B-22 See Section 4B-20 See Section 4B-20 See Section 4B-23 See Section 4B-24 See Section 4B-24 See Section 4B-25 See Section 4B-26 See Section 4B-27 See Section 4B-27

All of the following setups are used only as initialization values for the Peripheral Control Block functions. Refer to Appendix H of the 80188 pod manual for more information.

1	I	1	i
POD SETUP	 RANGE/KEY 	DEFAULT	 POD MANUAL REFERENCE
CS_REG MPCS_LO nn CS_REG MPCS_HI nn CS_REG MMCS_LO nn CS_REG MMCS_HI nn CS_REG PACS_HI nn CS_REG PACS_HI nn CS_REG PACS_HI nn CS_REG LMCS_LO nn CS_REG LMCS_HI nn CS_REG LMCS_HI nn CS_REG UMCS_HI nn CS_REG PACS_HI nn CS_REG MMCS_HI nn CS_REG PACS_HI nn CS_REG LMCS_HI nn CS_REG LMCS_	O-FF O-FF	FB	See Section 4B-4 to 4B-9 See Appendix H
TIMER1 CNT_ALO nn	0-FF	0	See Appendix H
TIMER1 CNT_AHI nn TIMER1 CNT LO nn	0-FF 0-FF	0 0	See Appendix H
TIMER1 CNT_HI nn	0-ff 0-FF	0	See Appendix H See Appendix H
TIMER2 M/C_WDLO nn	0-FF	0	See Appendix H
TIMER2 M/C_WDHI nn TIMER2 CNT ALO nn	0-FF 0-FF	0 0	See Appendix H See Appendix H
TIMER2 CNT_AHI nn	O-FF	0	See Appendix H
TIMER2 CNT_LO nn TIMER2 CNT_HI nn	O-FF O-FF	0 0	See Appendix H See Appendix H
		 	l

All of the following setups are used only as initialization value for the RUNUUT function. Refer to Appendix H of the 80188 pod manual for more information.

POD SETUP	RANGE/KEY	DEFAULT	POD MANUAL REFERENCE	-
SEG_REG ES_LO nn SEG_REG ES_HI nn 	0-FF 0-FF	0	See Appendix H See Appendix H	-

POD SETUP	 RANGE/KEY 	 DEFAULT 	 POD MANUAL REFERENCE
- SEG_REG_SS_LO nn	O-FF	0	See Appendix H
REG SS_HI nn	O-FF	0	See Appendix H
REG CS_LO nn	O-FF	FF	See Appendix H
AEG CS_HI nn	0-FF	FF	See Appendix H
REG DS LO nn	0-FF	1 0	See Appendix H
ESEC_REG DS_HI nn	O-FF	0	See Appendix H
# BMA_CHO_CTL_WDL_nn	O-FF	0	See Appendix H
DMA_CHO_CTL_WDH_nn	O-FF	0	See Appendix H
OMA_CHO_XFR_CT_L nn	O-FF	0	See Appendix H
: DMA_CHO_XFR_CT_H nn	O-FF	0	See Appendix H
OMA_CHO_DP_LO_nn	O-FF	0	See Appendix H
CHO DP_MED nn	O-FF	0	See Appendix H
MA CHO DP_HI n	0-F	0	See Appendix H
: :MA_CHO_SP_LO_nn	O-FF	0	See Appendix H
FAMA_CHO_SP_MED_nn	O-FF	1 0	See Appendix H
DMA_CHO_SP_HI_n	0-F	0	See Appendix H
DMA_CH1 CTL_WDL nn	O-FF	0	See Appendix H
DMA_CH1 CTL_WDH nn	O-FF	0	See Appendix H
DMG_CH1_XFR_CT_L_nn	0-FF	0	See Appendix H
DMA_CH1_XFR_CT_H_nn	O-FF	1 0	See Appendix H
DMA_CH1 DP_LO nn	O-FF	0	See Appendix H
DMA_CH1 DP_MED nn	O-FF	1 0	See Appendix H
DMA_CH1 DP_HI n	0-F	l 0	See Appendix H
F DMA_CH1 SP_LO nn	O-FF	0	See Appendix H
DMA_CH1 SP_MED nn	O-FF	0	See Appendix H
DMA_CH1 SP_HI n	0-F	0	See Appendix H
INT_REG INT3_LO nn	O-FF	F	See Appendix H
INT_REG INT3_HI nn	O-FF	0	See Appendix H
INT_REG INT2_LO nn	O-FF	F	See Appendix H
INT_REG_INT2_HI nn	O-FF	0	See Appendix H
INT_REG_INT1_LO_nn	O-FF	F	See Appendix H
INT REG INT1 HI nn	0-FF	0	See Appendix H
REG INTO LO nn	O-FF	F	See Appendix H
FORT_REG_INTO_HI nn	O-FF	0	See Appendix H
INT_REG DMA1_LO nn	O-FF	F	See Appendix H
NT_REG_DMA1_HI nn	O-FF	0	See Appendix H
INT_REG DMAO_LO nn	O-FF	F	See Appendix H
ENT_REG_DMAO_HI nn	O-FF	0	See Appendix H
INT_REG_TMR_LO nn	O-FF	F	See Appendix H
.NT_REG_TMR_HI nn	O-FF	0	See Appendix H
INT REG STAT LO nn	O-FF	00	See Appendix H
INT_REG STAT_HI nn	O-FF	80	See Appendix H
INT_REG REQ_LO nn	O-FF	0	See Appendix H
INT_REG_REQ_HI nn	O-FF	0	See Appendix H
DATEREG INSRV_LO nn	O-FF	0	See Appendix H
INT_REG_INSRV_HI nn	O-FF	0	See Appendix H
REG PRMSK_L nn	O-FF	7	See Appendix H
ENTEREG PRMSK_H nn	O-FF	0	See Appendix H

POD SETUP	 RANGE/KEY 	DEFAULT	POD MANUAL REFERENCE
INT_REG MASK_LO nn INT_REG MASK_HI nn INT_REG EOI_LO nn INT_REG EOI_HI nn INT_REG VECT_LO nn INT_REG VECT_HI nn REL_REG LOW_BYTE nn REL_REG HI_BYTE nn		FD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	See Appendix H

AVAILABLE TL/1 SUPPORT PROGRAMS

NOTE

TL/1 hexadecimal data requires a "\$" prefix character.

CONFIG This program provides for easy interrupt mode configuration. See Sections 4A-20 through 4A-37 of the 80188 pod manual for further information.

Arguments: RMX_MODE - Sets the pod in RMX mode if this argument is non-zero. If RMX_MODE is non-zero, all other arguments to this function MUST be zero.

- PAIRO A non-zero value configures INTO and INT2/~INTAO as an interrupt acknowledge pair. Otherwise, both lines are configured as inputs. This argument must be zero if RMX MODE is set.
- LVL_T_O If PAIRO is set then a non-zero value will configure interrupt acknowledge pair 0 as level-triggered interrupts. Otherwise, PAIRO is configured as an edge-triggered interrupt pair. If PAIRO is zero, LVL_T_O must be zero. Also, if RMX_MODE is set then LVL_T_O must be zero.
 - PAIR1 A non-zero value configures INT1 and INT3/~INTA1 as an interrupt acknowledge pair. Otherwise, both lines are configured as inputs. This argument must be zero if RMX MODE is set.

LVL_T_1 - If PAIR1 is set then a non-zero value will configure interrupt acknowledge pair 1 as level-triggered interrupts. Otherwise, PAIR1 is configured as an edge-triggered interrupt pair. If PAIR1 is zero, LVL_T_1 must be zero. Also, if RMX_MODE is set then LVL_T_1 must be zero.

PRIORITY - If both PAIRO and PAIR1 are set then PRIORITY determines which interrupt pair has priority. If PRIORITY is zero then pair 0 has priority. If PRIORITY is one then pair 1 has priority. PRIORITY must be set to zero if RMX_MODE is on. PRIORITY must also be set to zero if either PAIRO or PAIR1 is off.

Faults: test aborted

reason "Incompatible argument values". The arguments do not conform to the specifications detailed above.

Returns: Nothing.

FRC_INT This program forces the execution of an interrupt acknowledge routine on either channel 0 or channel 1. For further information, see Section 4A-28 in the 80188 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults: test aborted

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number". The CHANNEL argument is greater than 1.

Returns: Nothing.

GET_PCB This program sets up the pod for PCB recovery (see 80188 manual appendix I), places the pod in RUNUUT mode, waits for the passed number of seconds, then pulls the pod out of RUNUUT mode. The program then copies the recovered PCB information into the 9100 setup, where it may be saved by using 9100 front panel commands.

Arguments: SECONDS - This is the number of seconds that the UUT will be left in RUNUUT mode before it is interrupted for PCB recovery.

Faults : test_failed

reason "NMI routine failed". The pod-resident PCB capture routine failed.

reason "Pod RAM corrupted". The pod RAM that is used to store PCB information is corrupt.

reason "Couldn't find PCB".
The PCB wasn't found by the pod-resident recovery routine.

Returns: Nothing. (The recovered information is left in the) (pod-specific setups on the 9100.

QWK_FILL This program embodies all of the functions of the 80188 pod Quick Fill and Verify test. For further information about the usage of the Quick Fill and Verify test, see Section 4A-5 of the 80188 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_FILL TL/1 program is that the TL/1 program only allows the Quick Fill and Verify test to be executed in the mainframe's current address space.

- Arguments: ADDR This is the starting address of the Quick Fill test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.
 - UPTO This is the ending address of the Quick Fill test. UPTO may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR.
 - ADDRSTEP This is the address increment for the Quick Fill test. If ADDRSTEP has the value zero, the Quick Fill test will default to a one byte address increment. ADDRSTEP may not be greater than F.
 - FUNCTION This determines whether the Quick Fill program performs a Quick RAM Fill, a Quick Pattern Verify, or both a Quick RAM Fill and a Quick Pattern Verify. The values 1, 2, and 3 specify the test type, respectively. All other values are illegal.

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal address increment".
The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal function type".
The value of the FUNCTION argument does not conform to the restrictions detailed above.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick RAM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Pod timeout occurred".
The pod timed out while performing this test.
This indicates a drastic UUT fault which should be corrected by using tests with more diagnostic capability.

reason "Space not found".

The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test_failed

reason "Data does not match".

The data written does not match the data read back during the verify cycle.

Slots:

uut_address - The address at which the fault occurred.

data_expected - The data that was expected.
data_read - The data that was read.

bad_data_mask - A mask in which the set bits were read differently than

they were written.

Returns : Nothing.

QWK_RAM

This program embodies all of the functions of the 80188 pod Quick RAM test. For further information about the usage of the Quick RAM test, see Section 4A-4 of the 80188 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_RAM TL/1 program is that the TL/1 program only allows the Quick RAM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick RAM test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.

UPTO - This is the ending address of the Quick RAM test. UPTO may be any numeric value between O and FFFFF unless the mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR.

ADDRSTEP - This is the address increment for the Quick RAM test. If ADDRSTEP has the value zero, the Quick RAM test will default to a one byte address increment. ADDRSTEP may not be be greater than F.

FUNCTION - This determines whether the Quick RAM program performs a Quick RAM test, a Quick Pattern Verify, or both a Quick RAM test and a Quick Pattern Verify. The values 1, 2, and 3 specify the test type, respectively. All other values are illegal.

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal address increment". The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick RAM program and should never be seen in normal operation.

reason "Illegal function type".
The value of the FUNCTION argument does not conform to the restrictions detailed above.

reason "Illegal start address".
The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick RAM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Pod timeout occurred".
The pod timed out while performing this test.
This indicates a drastic UUT fault which should be corrected by using tests with more diagnostic capability.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

See the 9100-Series TL/1 Reference Manual for a list of the RAM Test Fault Conditions.

Returns: Nothing.

QWK_RD This program places the pod in Quick Looping read mode at the passed address. For further information about Quick Looping read mode, see Section 4A-10 of the 80188 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping read. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.

Faults: test aborted

reason "Illegal address". The ADDR argument does not conform to the specification detailed above.

reason "Space not found".

The address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns: The value that is found at the address specified by the argument during the first UUT access of the Quick Looping read mode.

QWK_ROM This program embodies all of the functions of the 80188 pod Quick ROM test. For further information about the usage of the Quick ROM test, see Section 4A-6 of the 80188 pod manual. The major difference between the test that the pod manual describes and the test that is implemented by the QWK_ROM TL/1 program is that the TL/1 program only allows the Quick ROM test to be executed in the mainframe's current address space.

Arguments: ADDR - This is the starting address of the Quick ROM test. ADDR may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.

UPTO - This is the ending address of the Quick ROM test. UPTO may be any numeric value between 0 and FFFFF unless the mainframe is in an I/O space, where UPTO must be less than or equal to FFFF. UPTO's value must be greater than that of ADDR.

ADDRSTEP - This is the address increment for the Quick ROM test. If ADDRSTEP has the value zero, the Quick ROM test will default to a one byte address increment. ADDRSTEP may not be greater than F.

Faults: test aborted

reason "Illegal address in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal address increment".
The value of the ADDRSTEP argument does not conform to the restrictions detailed above.

reason "Illegal data in invocation". This fault is included for consistency with the way 9000 series testers handle the Quick ROM program and should never be seen in normal operation.

reason "Illegal start address".

The value of the ADDR argument does not conform to the restrictions detailed above.

reason "Illegal stop address".
The value of the UPTO argument does not conform to the restrictions detailed above.

reason "New command entered".

A new command was entered during the execution of the Quick ROM test. This fault should never be raised because the program is in complete control of the mainframe while it is executing.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

test failed

reason "Inactive bits detected".
Some set of bits has been determined to be inactive.

Slots:

bad_data_mask - A mask in which the set bits have been determined to be inactive.

Returns: A checksum of the area of memory that was tested. This checksum is unrelated to the checksum that is generated by the regular ROM test.

QWK_WR This program may be used to put the pod in Quick Looping write mode using the data and address specified by the arguments. For further information on Quick Looping write mode, see Section 4A-10 of the 80188 pod manual.

Arguments: ADDR - The address at which to perform the Quick Looping write. Legal values for this argument are any number between 0 and FFFFF unless the mainframe is in an I/O space, where ADDR must be less than or equal to FFFF.

DATA - The data that is to be written to the address specified by the ADDR argument. Legal values for this argument are any number between 0 and FF.

Faults : test_aborted

reason "Illegal address".
The value of ADDR does not conform to the restrictions detailed above.

reason "Illegal data".
The value of DATA does not conform to the restrictions detailed above.

reason "Space not found".
The current address space that the mainframe is in is not known by the program. This fault should never be raised in normal operation.

Returns : Nothing.

FRC_INT This program forces the execution of an interrupt acknowledge routine on either channel 0 or channel 1. For further information, see Section 4A-28 in the 80188 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults : test_aborted

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number". The CHANNEL argument is greater than 1.

Returns: Nothing.

RD_CSCD This program returns the passed channel's cascade address as stored in the pod during the most recent execution of the interrupt acknowledge routine for that channel. For further information, refer to Section 4A-27 of the 80188 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults: test aborted

reason "Channel 1 invalid in iRMX mode". Interrupt Acknowledge pair 1 does not exist in iRMX mode.

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number".
The CHANNEL argument is greater than 1.

Returns: The cascade address stored in the pod for the passed channel number from the most recent execution of the interrupt acknowledge routine for that channel.

RD_NOARM This program returns the most recent interrupt type information from the pod for the passed channel and neither re-enables interrupts nor clears the INT VECT status bit (status bit 11) for that channel. For further information, refer to Section 4A-26 of the 80188 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults : test_aborted

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number".
The CHANNEL argument is greater than 1.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle for the passed channel.

RD REARM

This program returns the most recent interrupt type information from the pod for the passed channel and re-enables interrupts and clears the INT VECT status bit (status bit 11) for that channel. For further information, refer to Section 4A-26 of the 80188 pod manual.

Arguments: CHANNEL - The channel the interrupt is to be forced upon. Allowed values are 0 and 1. The channel must be configured as an interrupt acknowledge pair.

Faults : test aborted

reason "Channel not configured as an INT/INTA pair".

The selected channel is not configured as an interrupt acknowledge pair. See the CONFIG program for information on configuring interrupts.

reason "Illegal channel number".
The CHANNEL argument is greater than 1.

Returns: The interrupt type information that was stored during the last interrupt acknowledge cycle for the passed channel.

POD SYNC MODES

 NAME 	 MNEMONIC 	CODE
Interrupt Sync Address Sync Data Sync	 INTA ADDR DATA 	1 A D

POD SYNC CALIBRATION DATA

 SYNC MODE 	 UUT SIGNAL 	EDGE OF SIGNAL	 OFFSET FROM EDGE
 ADDR DATA INTA 	ALE ~DEN ~DEN	FALLING RISING RISING	0 ns -30 ns -50 ns

ENABLEABLE LINES

The mnemonics below are used in the TL/1 podsetup 'enable' statement. The bit positions correspond to bit positions in the pod_timeout_enabled_line fault mask.

NAME	BIT POSITION	MNEMONIC
EXTRDY*	bit 0	EXTRDY*
HOLD	bit 1	HOLD

^{*} The 80188 manual lists lines SRDY and ARDY as separately enableable lines. However, they are both enabled/disabled by bit 0 (EXTRDY) in the enableable line mask.

TL/1 FAULT CONDITIONS

This section lists the TL/1 fault conditions that can result from pod operation.

Handlers for most fault conditions are based on one of the 4 mask types: address, data, status, or control. See the Programmer's Information in the Introduction of this manual for information about the format of each fault mask.

Fault Conditions Using the Data Mask

pod_data_incorrect
pod_data_tied

Fault Conditions Using the Address Mask

pod addr tied

Fault Conditions Using the Status Mask

pod_forcing_active
pod_interrupt_active
pod_timeout_enabled_line

Fault Conditions Using the Control Mask

pod control tied

Fault Conditions With No Fault Mask

pod_timeout_bad_pwr
pod_timeout_no_clk
pod_timeout_recovered
pod_timeout_setup
pod_uut_power